{"id":"https://openalex.org/W2055150225","doi":"https://doi.org/10.1109/dtis.2013.6527801","title":"Robust polysilicon gate FinFET SRAM design using dynamic back-gate bias","display_name":"Robust polysilicon gate FinFET SRAM design using dynamic back-gate bias","publication_year":2013,"publication_date":"2013-03-01","ids":{"openalex":"https://openalex.org/W2055150225","doi":"https://doi.org/10.1109/dtis.2013.6527801","mag":"2055150225"},"language":"en","primary_location":{"id":"doi:10.1109/dtis.2013.6527801","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2013.6527801","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 8th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076545660","display_name":"Behzad Ebrahimi","orcid":"https://orcid.org/0000-0002-1754-435X"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"B. Ebrahimi","raw_affiliation_strings":["School of Electical and Computer Engineering, University of Tehran, Tehran, Iran","[Sch. of Electr. & Comput. Eng., Univ. of Tehran, Tehran, Iran]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"[Sch. of Electr. & Comput. Eng., Univ. of Tehran, Tehran, Iran]","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074063358","display_name":"Ali Afzali\u2010Kusha","orcid":"https://orcid.org/0000-0001-8614-2007"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Ali Afzali-Kusha","raw_affiliation_strings":["School of Electical and Computer Engineering, University of Tehran, Tehran, Iran","[Sch. of Electr. & Comput. Eng., Univ. of Tehran, Tehran, Iran]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"[Sch. of Electr. & Comput. Eng., Univ. of Tehran, Tehran, Iran]","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070345296","display_name":"Nader Sehatbakhsh","orcid":"https://orcid.org/0000-0001-7181-2258"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"N. Sehatbakhsh","raw_affiliation_strings":["School of Electical and Computer Engineering, University of Tehran, Tehran, Iran","[Sch. of Electr. & Comput. Eng., Univ. of Tehran, Tehran, Iran]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"[Sch. of Electr. & Comput. Eng., Univ. of Tehran, Tehran, Iran]","institution_ids":["https://openalex.org/I23946033"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I23946033"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"171","last_page":"172"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7869122624397278},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5087516903877258},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.47412872314453125},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4568723738193512},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.44040417671203613},{"id":"https://openalex.org/keywords/gate-equivalent","display_name":"Gate equivalent","score":0.43803101778030396},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.41192013025283813},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.35454264283180237},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.343109130859375},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2628549635410309},{"id":"https://openalex.org/keywords/gate-oxide","display_name":"Gate oxide","score":0.2445918321609497},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08534890413284302}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7869122624397278},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5087516903877258},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47412872314453125},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4568723738193512},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.44040417671203613},{"id":"https://openalex.org/C60697091","wikidata":"https://www.wikidata.org/wiki/Q5527009","display_name":"Gate equivalent","level":5,"score":0.43803101778030396},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.41192013025283813},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.35454264283180237},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.343109130859375},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2628549635410309},{"id":"https://openalex.org/C2361726","wikidata":"https://www.wikidata.org/wiki/Q5527031","display_name":"Gate oxide","level":4,"score":0.2445918321609497},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08534890413284302}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dtis.2013.6527801","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2013.6527801","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 8th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6499999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1587386427","https://openalex.org/W1896973036","https://openalex.org/W2104781003","https://openalex.org/W2111050400","https://openalex.org/W2139340565","https://openalex.org/W2161637772","https://openalex.org/W6676374691","https://openalex.org/W6680495084"],"related_works":["https://openalex.org/W2588941787","https://openalex.org/W2125578667","https://openalex.org/W2804171474","https://openalex.org/W1974785766","https://openalex.org/W1496213896","https://openalex.org/W1574518580","https://openalex.org/W2064582739","https://openalex.org/W2190122182","https://openalex.org/W1577365272","https://openalex.org/W2248920447"],"abstract_inverted_index":{"In":[0,45],"this":[1,46],"paper,":[2],"polysilicon":[3],"gate":[4],"FinFET":[5],"SRAM":[6],"back-gate":[7,37],"design":[8,38],"is":[9,20,26,43,63],"investigated.":[10],"First,":[11],"a":[12,23,35],"previous":[13],"approach":[14,25],"for":[15,39,54],"increasing":[16],"the":[17,30,48],"read":[18],"stability":[19],"revisited":[21],"and":[22],"device":[24],"proposed":[27,49],"to":[28],"alleviate":[29],"increased":[31],"access":[32],"time.":[33],"Second,":[34],"dynamic":[36],"pull":[40],"up":[41],"transistors":[42],"presented.":[44],"design,":[47],"circuitry":[50],"can":[51],"be":[52],"shared":[53],"each":[55],"row":[56],"or":[57],"column,":[58],"so":[59],"its":[60],"area":[61],"penalty":[62],"negligible.":[64]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}