{"id":"https://openalex.org/W1990972384","doi":"https://doi.org/10.1109/dtis.2012.6232984","title":"A logic sharing synthesis tool for mutually exclusive applications","display_name":"A logic sharing synthesis tool for mutually exclusive applications","publication_year":2012,"publication_date":"2012-05-01","ids":{"openalex":"https://openalex.org/W1990972384","doi":"https://doi.org/10.1109/dtis.2012.6232984","mag":"1990972384"},"language":"en","primary_location":{"id":"doi:10.1109/dtis.2012.6232984","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2012.6232984","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"7th International Conference on Design & Technology of Integrated Systems in Nanoscale Era","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hal.science/hal-00827442","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013204046","display_name":"Alp Kili\u00e7","orcid":"https://orcid.org/0000-0002-9452-247X"},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Alp Kilic","raw_affiliation_strings":["LIP6 Laboratory, University of Pierre and Marie Curie, Paris VI, France","CIAN - Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques (France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6 Laboratory, University of Pierre and Marie Curie, Paris VI, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"CIAN - Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques (France)","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111822030","display_name":"Zied Marrakchi","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Zied Marrakchi","raw_affiliation_strings":["LIP6 Laboratory, University of Pierre and Marie Curie, Paris VI, France","CIAN - Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques (France)","Flexras Technologies (France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6 Laboratory, University of Pierre and Marie Curie, Paris VI, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"CIAN - Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques (France)","institution_ids":[]},{"raw_affiliation_string":"Flexras Technologies (France)","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108676900","display_name":"Matthieu Tuna","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Matthieu Tuna","raw_affiliation_strings":["LIP6 Laboratory, University of Pierre and Marie Curie, Paris VI, France","Flexras Technologies (France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6 Laboratory, University of Pierre and Marie Curie, Paris VI, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"Flexras Technologies (France)","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108405631","display_name":"Habib Mehrez","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Habib Mehrez","raw_affiliation_strings":["LIP6 Laboratory, University of Pierre and Marie Curie, Paris VI, France","CIAN - Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques (France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6 Laboratory, University of Pierre and Marie Curie, Paris VI, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"CIAN - Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques (France)","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06642499,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.7626307606697083},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7375668287277222},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.6353609561920166},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5880826115608215},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5781004428863525},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5461720824241638},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4910767078399658},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.458341121673584},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.45445820689201355},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.42091453075408936},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3976060152053833},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3840310573577881},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.28509393334388733},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22711578011512756},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.20672228932380676},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.11059105396270752}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.7626307606697083},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7375668287277222},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.6353609561920166},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5880826115608215},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5781004428863525},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5461720824241638},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4910767078399658},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.458341121673584},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.45445820689201355},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.42091453075408936},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3976060152053833},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3840310573577881},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.28509393334388733},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22711578011512756},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.20672228932380676},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.11059105396270752},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dtis.2012.6232984","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dtis.2012.6232984","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"7th International Conference on Design & Technology of Integrated Systems in Nanoscale Era","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-00827442v1","is_oa":true,"landing_page_url":"https://hal.science/hal-00827442","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Design & Technology of Integrated Systems in Nanoscale Era (DTIS), 2012 7th International Conference on, May 2012, Gammarth, Tunisia. pp.1 - 6, ⟨10.1109/DTIS.2012.6232984⟩","raw_type":"Conference papers"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-00827442v1","is_oa":true,"landing_page_url":"https://hal.science/hal-00827442","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Design & Technology of Integrated Systems in Nanoscale Era (DTIS), 2012 7th International Conference on, May 2012, Gammarth, Tunisia. pp.1 - 6, ⟨10.1109/DTIS.2012.6232984⟩","raw_type":"Conference papers"},"sustainable_development_goals":[{"score":0.41999998688697815,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1511688816","https://openalex.org/W1523051745","https://openalex.org/W1966730830","https://openalex.org/W1972641423","https://openalex.org/W2021255422","https://openalex.org/W2111756578","https://openalex.org/W2133712953","https://openalex.org/W2141823036","https://openalex.org/W2275304190","https://openalex.org/W4232904085"],"related_works":["https://openalex.org/W4386159957","https://openalex.org/W2007450186","https://openalex.org/W1964556228","https://openalex.org/W2197466303","https://openalex.org/W4241206086","https://openalex.org/W2386022279","https://openalex.org/W1966345231","https://openalex.org/W1511082991","https://openalex.org/W2370649629","https://openalex.org/W2359073992"],"abstract_inverted_index":{"Multiple":[0],"Context":[1],"ASIC":[2,77],"(mASIC)":[3],"is":[4,37],"a":[5,8,56],"circuit":[6],"grouping":[7],"set":[9,57],"of":[10,58,73],"designs":[11,44],"(applications)":[12],"which":[13],"operates":[14],"at":[15],"mutually":[16],"exclusive":[17],"times.":[18],"In":[19],"this":[20,26],"paper":[21],"we":[22,31],"propose":[23],"to":[24,38,45,70],"take":[25],"particularity":[27],"into":[28],"account":[29],"when":[30],"run":[32],"logic":[33,40],"synthesis.":[34],"The":[35],"idea":[36],"maximize":[39],"resources":[41],"sharing":[42],"between":[43],"reduce":[46],"the":[47,71,74],"total":[48],"resulting":[49],"area.":[50],"Once":[51],"used":[52],"on":[53],"mASIC":[54],"for":[55],"5":[59,75],"benchmark":[60],"designs,":[61],"our":[62],"synthesizing":[63],"technique":[64],"reduces":[65],"area":[66],"by":[67],"28%":[68],"compared":[69],"sum":[72],"individual":[76],"areas.":[78]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}