{"id":"https://openalex.org/W1971928403","doi":"https://doi.org/10.1109/dsnw.2012.6264676","title":"Design and implementation of a hardware checkpoint/restart core","display_name":"Design and implementation of a hardware checkpoint/restart core","publication_year":2012,"publication_date":"2012-06-01","ids":{"openalex":"https://openalex.org/W1971928403","doi":"https://doi.org/10.1109/dsnw.2012.6264676","mag":"1971928403"},"language":"en","primary_location":{"id":"doi:10.1109/dsnw.2012.6264676","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsnw.2012.6264676","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE/IFIP International Conference on Dependable Systems and Networks Workshops (DSN 2012)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002949463","display_name":"Ashwin A. Mendon","orcid":null},"institutions":[{"id":"https://openalex.org/I102149020","display_name":"University of North Carolina at Charlotte","ror":"https://ror.org/04dawnj30","country_code":"US","type":"education","lineage":["https://openalex.org/I102149020"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ashwin A. Mendon","raw_affiliation_strings":["Reconfigurable Computing Systems Laboratory, University of North Carolina, Charlotte, USA","Reconfigurable Computing Systems Lab, Univ. of North Carolina at Charlotte, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Reconfigurable Computing Systems Laboratory, University of North Carolina, Charlotte, USA","institution_ids":["https://openalex.org/I102149020"]},{"raw_affiliation_string":"Reconfigurable Computing Systems Lab, Univ. of North Carolina at Charlotte, USA","institution_ids":["https://openalex.org/I102149020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5106082786","display_name":"Ron Sass","orcid":null},"institutions":[{"id":"https://openalex.org/I102149020","display_name":"University of North Carolina at Charlotte","ror":"https://ror.org/04dawnj30","country_code":"US","type":"education","lineage":["https://openalex.org/I102149020"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ron Sass","raw_affiliation_strings":["Reconfigurable Computing Systems Laboratory, University of North Carolina, Charlotte, USA","Reconfigurable Computing Systems Lab, Univ. of North Carolina at Charlotte, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Reconfigurable Computing Systems Laboratory, University of North Carolina, Charlotte, USA","institution_ids":["https://openalex.org/I102149020"]},{"raw_affiliation_string":"Reconfigurable Computing Systems Lab, Univ. of North Carolina at Charlotte, USA","institution_ids":["https://openalex.org/I102149020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047449802","display_name":"Zachary K. Baker","orcid":"https://orcid.org/0000-0003-3129-8287"},"institutions":[{"id":"https://openalex.org/I1343871089","display_name":"Los Alamos National Laboratory","ror":"https://ror.org/01e41cf67","country_code":"US","type":"facility","lineage":["https://openalex.org/I1330989302","https://openalex.org/I1343871089","https://openalex.org/I198811213","https://openalex.org/I4210120050"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zachary K. Baker","raw_affiliation_strings":["Los Alamos National Laboratory, Los Alamos, NM, USA","Los Alamos National Labs, NM, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Los Alamos National Laboratory, Los Alamos, NM, USA","institution_ids":["https://openalex.org/I1343871089"]},{"raw_affiliation_string":"Los Alamos National Labs, NM, USA","institution_ids":["https://openalex.org/I1343871089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084200781","display_name":"Justin L. Tripp","orcid":"https://orcid.org/0000-0002-0255-3210"},"institutions":[{"id":"https://openalex.org/I1343871089","display_name":"Los Alamos National Laboratory","ror":"https://ror.org/01e41cf67","country_code":"US","type":"facility","lineage":["https://openalex.org/I1330989302","https://openalex.org/I1343871089","https://openalex.org/I198811213","https://openalex.org/I4210120050"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Justin L. Tripp","raw_affiliation_strings":["Los Alamos National Laboratory, Los Alamos, NM, USA","Los Alamos National Labs, NM, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Los Alamos National Laboratory, Los Alamos, NM, USA","institution_ids":["https://openalex.org/I1343871089"]},{"raw_affiliation_string":"Los Alamos National Labs, NM, USA","institution_ids":["https://openalex.org/I1343871089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2929,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.54046478,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pci-express","display_name":"PCI Express","score":0.9293375015258789},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6640483736991882},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6611274480819702},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6509818434715271},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5311749577522278},{"id":"https://openalex.org/keywords/host","display_name":"Host (biology)","score":0.46515756845474243},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.45995011925697327},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4419688880443573},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4264547824859619},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16482013463974},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1294611692428589}],"concepts":[{"id":"https://openalex.org/C64270927","wikidata":"https://www.wikidata.org/wiki/Q206924","display_name":"PCI Express","level":3,"score":0.9293375015258789},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6640483736991882},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6611274480819702},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6509818434715271},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5311749577522278},{"id":"https://openalex.org/C126831891","wikidata":"https://www.wikidata.org/wiki/Q221673","display_name":"Host (biology)","level":2,"score":0.46515756845474243},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.45995011925697327},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4419688880443573},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4264547824859619},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16482013463974},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1294611692428589},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dsnw.2012.6264676","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsnw.2012.6264676","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE/IFIP International Conference on Dependable Systems and Networks Workshops (DSN 2012)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1558516248","https://openalex.org/W1585237817","https://openalex.org/W1988269228","https://openalex.org/W2009994617","https://openalex.org/W2014173661","https://openalex.org/W2014332384","https://openalex.org/W2023324863","https://openalex.org/W2054234477","https://openalex.org/W2065281482","https://openalex.org/W2105271931","https://openalex.org/W2116115793","https://openalex.org/W2133046454","https://openalex.org/W2143839489"],"related_works":["https://openalex.org/W4385894176","https://openalex.org/W2347371119","https://openalex.org/W2612768808","https://openalex.org/W3131402800","https://openalex.org/W2388965158","https://openalex.org/W2366201982","https://openalex.org/W2808480228","https://openalex.org/W2593071546","https://openalex.org/W2805641962","https://openalex.org/W1564576805"],"abstract_inverted_index":{"A":[0,10],"fast":[1],"hardware-based":[2],"checkpoint-restart":[3],"mechanism":[4],"is":[5],"proposed":[6],"in":[7],"this":[8,28],"paper.":[9],"circuit":[11,29,69],"was":[12,30],"developed":[13],"and":[14,25,36],"implemented":[15],"on":[16],"an":[17],"FPGA":[18],"as":[19],"a":[20,40,52,57,72,76,85,90],"proof-of-concept.":[21],"Further":[22],"the":[23,34,68],"size":[24],"performance":[26,87],"of":[27,75],"analyzed":[31],"by":[32],"instrumenting":[33],"cores":[35],"taking":[37],"measurements":[38],"with":[39,56],"commercial":[41],"solid":[42],"state":[43],"(SATA2)":[44],"drive.":[45],"The":[46,64],"same":[47],"tests":[48],"were":[49],"measured":[50],"using":[51],"modern":[53,77],"Linux":[54],"server":[55],"conventional":[58],"PCIe":[59],"SATA2":[60],"host":[61],"bus":[62],"adaptor.":[63],"results":[65],"suggest":[66],"that":[67],"would":[70],"be":[71],"tiny":[73],"fraction":[74],"CMOS":[78],"chip":[79],"(less":[80],"than":[81],"2%)":[82],"while":[83],"providing":[84],"significant":[86],"advantage":[88],"over":[89],"software-only":[91],"solution.":[92]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}