{"id":"https://openalex.org/W2108728827","doi":"https://doi.org/10.1109/dsn.2008.4630095","title":"A fault-tolerant directory-based cache coherence protocol for CMP architectures","display_name":"A fault-tolerant directory-based cache coherence protocol for CMP architectures","publication_year":2008,"publication_date":"2008-06-01","ids":{"openalex":"https://openalex.org/W2108728827","doi":"https://doi.org/10.1109/dsn.2008.4630095","mag":"2108728827"},"language":"en","primary_location":{"id":"doi:10.1109/dsn.2008.4630095","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsn.2008.4630095","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Conference on Dependable Systems and Networks With FTCS and DCC (DSN)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007711704","display_name":"Ricardo Fern\u00e1ndez\u2010Pascual","orcid":"https://orcid.org/0000-0002-2337-4369"},"institutions":[{"id":"https://openalex.org/I80180929","display_name":"Universidad de Murcia","ror":"https://ror.org/03p3aeb86","country_code":"ES","type":"education","lineage":["https://openalex.org/I80180929"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Ricardo Fernandez-Pascual","raw_affiliation_strings":["Universidad de Murcia, Spain","Univ. de Murcia, Murcia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidad de Murcia, Spain","institution_ids":["https://openalex.org/I80180929"]},{"raw_affiliation_string":"Univ. de Murcia, Murcia","institution_ids":["https://openalex.org/I80180929"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070286319","display_name":"Jos\u00e9 M. Garc\u0131\u0301a","orcid":"https://orcid.org/0000-0002-6388-2835"},"institutions":[{"id":"https://openalex.org/I80180929","display_name":"Universidad de Murcia","ror":"https://ror.org/03p3aeb86","country_code":"ES","type":"education","lineage":["https://openalex.org/I80180929"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jose M. Garcia","raw_affiliation_strings":["Universidad de Murcia, Spain","Univ. de Murcia, Murcia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidad de Murcia, Spain","institution_ids":["https://openalex.org/I80180929"]},{"raw_affiliation_string":"Univ. de Murcia, Murcia","institution_ids":["https://openalex.org/I80180929"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010840475","display_name":"Manuel E. Acacio","orcid":"https://orcid.org/0000-0003-0935-4078"},"institutions":[{"id":"https://openalex.org/I80180929","display_name":"Universidad de Murcia","ror":"https://ror.org/03p3aeb86","country_code":"ES","type":"education","lineage":["https://openalex.org/I80180929"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Manuel E. Acacio","raw_affiliation_strings":["Universidad de Murcia, Spain","Univ. de Murcia, Murcia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidad de Murcia, Spain","institution_ids":["https://openalex.org/I80180929"]},{"raw_affiliation_string":"Univ. de Murcia, Murcia","institution_ids":["https://openalex.org/I80180929"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040384183","display_name":"J. Duato","orcid":"https://orcid.org/0000-0002-7785-0607"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jose Duato","raw_affiliation_strings":["Universidad Polit\u00e9cnica de Valencia, Spain","Universidad Politecnica de Valencia (Spain)#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidad Polit\u00e9cnica de Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]},{"raw_affiliation_string":"Universidad Politecnica de Valencia (Spain)#TAB#","institution_ids":["https://openalex.org/I60053951"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.2912,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.89137322,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"267","last_page":"276"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8212196230888367},{"id":"https://openalex.org/keywords/mesif-protocol","display_name":"MESIF protocol","score":0.665608823299408},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.6526782512664795},{"id":"https://openalex.org/keywords/mesi-protocol","display_name":"MESI protocol","score":0.624793529510498},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5753023624420166},{"id":"https://openalex.org/keywords/directory","display_name":"Directory","score":0.4955404996871948},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4764443039894104},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4728710353374481},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.46733415126800537},{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.4664784073829651},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.4434003531932831},{"id":"https://openalex.org/keywords/bus-sniffing","display_name":"Bus sniffing","score":0.4402904212474823},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3459394574165344},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.2895243167877197},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.2802138030529022},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.27488043904304504},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.20020818710327148},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18264725804328918}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8212196230888367},{"id":"https://openalex.org/C199979278","wikidata":"https://www.wikidata.org/wiki/Q263221","display_name":"MESIF protocol","level":5,"score":0.665608823299408},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.6526782512664795},{"id":"https://openalex.org/C120936851","wikidata":"https://www.wikidata.org/wiki/Q1408065","display_name":"MESI protocol","level":5,"score":0.624793529510498},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5753023624420166},{"id":"https://openalex.org/C2777683733","wikidata":"https://www.wikidata.org/wiki/Q201456","display_name":"Directory","level":2,"score":0.4955404996871948},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4764443039894104},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4728710353374481},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.46733415126800537},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.4664784073829651},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.4434003531932831},{"id":"https://openalex.org/C51185590","wikidata":"https://www.wikidata.org/wiki/Q1017228","display_name":"Bus sniffing","level":5,"score":0.4402904212474823},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3459394574165344},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.2895243167877197},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.2802138030529022},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.27488043904304504},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.20020818710327148},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18264725804328918},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dsn.2008.4630095","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsn.2008.4630095","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Conference on Dependable Systems and Networks With FTCS and DCC (DSN)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321026","display_name":"Ministry of Earth Sciences","ror":"https://ror.org/013cf5k59"},{"id":"https://openalex.org/F4320321837","display_name":"Ministerio de Econom\u00eda y Competitividad","ror":"https://ror.org/034900433"},{"id":"https://openalex.org/F4320322724","display_name":"Ministry of Education, India","ror":"https://ror.org/048xjjh50"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1513706771","https://openalex.org/W1668025881","https://openalex.org/W1991406672","https://openalex.org/W2029171059","https://openalex.org/W2046161500","https://openalex.org/W2114421447","https://openalex.org/W2114621803","https://openalex.org/W2114995630","https://openalex.org/W2118033476","https://openalex.org/W2120635877","https://openalex.org/W2132719761","https://openalex.org/W2136466435","https://openalex.org/W2139752573","https://openalex.org/W2143515003","https://openalex.org/W2144589285","https://openalex.org/W2145021036","https://openalex.org/W2149179427","https://openalex.org/W2152652532","https://openalex.org/W2156204788","https://openalex.org/W2158051804","https://openalex.org/W2162351670","https://openalex.org/W2164004001","https://openalex.org/W2164264749","https://openalex.org/W2172212694","https://openalex.org/W3148484433","https://openalex.org/W4205325843","https://openalex.org/W4238549726","https://openalex.org/W4246310005","https://openalex.org/W4250644124","https://openalex.org/W4255387252","https://openalex.org/W6793277613"],"related_works":["https://openalex.org/W2290195868","https://openalex.org/W2584505417","https://openalex.org/W4285204597","https://openalex.org/W1555453305","https://openalex.org/W3193874149","https://openalex.org/W2987765027","https://openalex.org/W2047210963","https://openalex.org/W2379215066","https://openalex.org/W1907826018","https://openalex.org/W2057019356"],"abstract_inverted_index":{"Current":[0],"technology":[1,11],"trends":[2],"of":[3,6,19,26,56,64,84,89,95,99,120],"increased":[4],"scale":[5],"integration":[7],"are":[8],"pushing":[9],"CMOS":[10],"into":[12],"the":[13,17,53,65,87,90,97,100,124],"deep-submicron":[14],"domain,":[15],"enabling":[16],"creation":[18],"chips":[20],"with":[21,81,140],"a":[22,44,61,107,143],"significantly":[23],"greater":[24],"number":[25],"transistors":[27],"but":[28],"also":[29],"more":[30],"prone":[31],"to":[32,40,79,112,142],"transient":[33,75,121],"failures.":[34,76],"Hence,":[35],"computer":[36],"architects":[37],"will":[38,59,70],"have":[39,105],"consider":[41],"reliability":[42,98],"as":[43],"prime":[45],"concern":[46],"for":[47],"future":[48,57],"chip-multiprocessor":[49],"designs":[50],"(CMPs).":[51],"Since":[52],"interconnection":[54,125],"network":[55,101,153],"CMPs":[58],"use":[60],"significant":[62],"portion":[63],"chip":[66],"real":[67],"state,":[68],"it":[69],"be":[71],"especially":[72],"affected":[73],"by":[74],"We":[77],"propose":[78],"deal":[80],"this":[82],"kind":[83],"failures":[85,122],"at":[86],"level":[88],"cache":[91,109],"coherence":[92,110],"protocol":[93,111],"instead":[94],"ensuring":[96],"itself.":[102],"Particularly,":[103],"we":[104,128],"extended":[106],"directory-based":[108],"ensure":[113],"correct":[114],"program":[115],"semantics":[116],"even":[117],"in":[118,123],"presence":[119],"network.":[126],"Additionally,":[127],"show":[129],"that":[130],"our":[131],"proposal":[132],"has":[133],"virtually":[134],"no":[135],"impact":[136],"on":[137],"execution":[138],"time":[139],"respect":[141],"non":[144],"fault-tolerant":[145],"protocol,":[146],"and":[147,152],"just":[148],"entails":[149],"modest":[150],"hardware":[151],"traffic":[154],"overhead.":[155]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}