{"id":"https://openalex.org/W2157786655","doi":"https://doi.org/10.1109/dsn.2008.4630081","title":"An accurate flip-flop selection technique for reducing logic SER","display_name":"An accurate flip-flop selection technique for reducing logic SER","publication_year":2008,"publication_date":"2008-06-01","ids":{"openalex":"https://openalex.org/W2157786655","doi":"https://doi.org/10.1109/dsn.2008.4630081","mag":"2157786655"},"language":"en","primary_location":{"id":"doi:10.1109/dsn.2008.4630081","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsn.2008.4630081","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Conference on Dependable Systems and Networks With FTCS and DCC (DSN)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055319056","display_name":"Eric L. Hill","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Eric L. Hill","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin - Madison, USA","Department of Electrical and Computer Engineering, University of Wisconsin, Madison, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin - Madison, USA","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin, Madison, USA","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052869119","display_name":"Mikko H. Lipasti","orcid":"https://orcid.org/0000-0002-8535-9244"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mikko H. Lipasti","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin - Madison, USA","Department of Electrical and Computer Engineering, University of Wisconsin, Madison, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin - Madison, USA","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin, Madison, USA","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110218098","display_name":"Kewal K. Saluja","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kewal K. Saluja","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin - Madison, USA","Department of Electrical and Computer Engineering, University of Wisconsin, Madison, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin - Madison, USA","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin, Madison, USA","institution_ids":["https://openalex.org/I135310074"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5055319056"],"corresponding_institution_ids":["https://openalex.org/I135310074"],"apc_list":null,"apc_paid":null,"fwci":3.39,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.92496249,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"128","last_page":"136"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.7799704670906067},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7046928405761719},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.7010151147842407},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.6737645864486694},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5190728306770325},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4825820028781891},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.48201432824134827},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4765375554561615},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.45766857266426086},{"id":"https://openalex.org/keywords/arithmetic-logic-unit","display_name":"Arithmetic logic unit","score":0.4518635869026184},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.45097678899765015},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.4431419372558594},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4343729615211487},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4121881425380707},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.41014426946640015},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4046303629875183},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35421597957611084},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2990250587463379},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2672966718673706},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.20814794301986694},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16909730434417725},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16883930563926697},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09478038549423218}],"concepts":[{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.7799704670906067},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7046928405761719},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.7010151147842407},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.6737645864486694},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5190728306770325},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4825820028781891},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.48201432824134827},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4765375554561615},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.45766857266426086},{"id":"https://openalex.org/C100276221","wikidata":"https://www.wikidata.org/wiki/Q192903","display_name":"Arithmetic logic unit","level":2,"score":0.4518635869026184},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.45097678899765015},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.4431419372558594},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4343729615211487},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4121881425380707},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.41014426946640015},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4046303629875183},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35421597957611084},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2990250587463379},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2672966718673706},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.20814794301986694},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16909730434417725},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16883930563926697},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09478038549423218},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dsn.2008.4630081","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsn.2008.4630081","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Conference on Dependable Systems and Networks With FTCS and DCC (DSN)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.143.8323","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.143.8323","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.wisc.edu/~pharm/papers/DCCS-eric-hill.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.5699999928474426}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1519198589","https://openalex.org/W1524791468","https://openalex.org/W1557625351","https://openalex.org/W2061566868","https://openalex.org/W2097018539","https://openalex.org/W2104677471","https://openalex.org/W2106672998","https://openalex.org/W2115194678","https://openalex.org/W2115908980","https://openalex.org/W2118033476","https://openalex.org/W2140388451","https://openalex.org/W2147629627","https://openalex.org/W2169213530","https://openalex.org/W2180580882","https://openalex.org/W4232837724","https://openalex.org/W4236432903","https://openalex.org/W4248229502","https://openalex.org/W6676135933"],"related_works":["https://openalex.org/W2108400598","https://openalex.org/W2025041939","https://openalex.org/W4221123967","https://openalex.org/W2047736125","https://openalex.org/W2944950085","https://openalex.org/W2130033702","https://openalex.org/W2363634100","https://openalex.org/W3140581668","https://openalex.org/W2350494013","https://openalex.org/W4298048893"],"abstract_inverted_index":{"The":[0],"combination":[1],"of":[2,27,47,54,63,73,82],"continued":[3],"technology":[4],"scaling":[5],"and":[6],"increased":[7],"on-chip":[8],"transistor":[9],"densities":[10],"has":[11],"made":[12],"vulnerability":[13],"to":[14,35,59,91,96],"radiation":[15],"induced":[16],"soft":[17,64,110],"errors":[18,29,111],"a":[19,52,89,99],"significant":[20,104],"design":[21,84],"concern.":[22],"In":[23],"particular,":[24],"the":[25,43,61,71,80],"effects":[26,62],"these":[28,74],"on":[30],"logic":[31,101],"nodes":[32],"are":[33],"predicted":[34],"play":[36],"an":[37],"increasingly":[38],"large":[39],"role":[40],"in":[41,106],"determining":[42],"overall":[44],"failure":[45],"rate":[46],"future":[48],"VLSI":[49],"chips.":[50],"While":[51],"myriad":[53],"techniques":[55],"have":[56],"been":[57],"proposed":[58],"mitigate":[60],"errors,":[65],"system":[66],"designers":[67],"must":[68],"ensure":[69],"that":[70],"application":[72],"solutions":[75],"does":[76],"not":[77],"come":[78],"at":[79],"expense":[81],"other":[83],"goals.":[85],"This":[86],"work":[87],"presents":[88],"heuristic":[90],"selectively":[92],"apply":[93],"temporal":[94],"redundancy":[95],"flip-flops":[97],"within":[98],"pipelined":[100],"unit,":[102],"achieving":[103],"reductions":[105],"failures":[107],"associated":[108],"with":[109,112],"minimal":[113],"overhead.":[114]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}