{"id":"https://openalex.org/W3205735531","doi":"https://doi.org/10.1109/dsd53832.2021.00011","title":"A RISC-V-based FPGA Overlay to Simplify Embedded Accelerator Deployment","display_name":"A RISC-V-based FPGA Overlay to Simplify Embedded Accelerator Deployment","publication_year":2021,"publication_date":"2021-09-01","ids":{"openalex":"https://openalex.org/W3205735531","doi":"https://doi.org/10.1109/dsd53832.2021.00011","mag":"3205735531"},"language":"en","primary_location":{"id":"doi:10.1109/dsd53832.2021.00011","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd53832.2021.00011","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 24th Euromicro Conference on Digital System Design (DSD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/11380/1255170","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003287724","display_name":"Gianluca Bellocchi","orcid":"https://orcid.org/0000-0001-5341-3309"},"institutions":[{"id":"https://openalex.org/I122346577","display_name":"University of Modena and Reggio Emilia","ror":"https://ror.org/02d4c4y02","country_code":"IT","type":"education","lineage":["https://openalex.org/I122346577"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Gianluca Bellocchi","raw_affiliation_strings":["University of Modena and Reggio Emilia, Modena, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Modena and Reggio Emilia, Modena, Italy","institution_ids":["https://openalex.org/I122346577"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023224638","display_name":"Alessandro Capotondi","orcid":"https://orcid.org/0000-0001-8705-0761"},"institutions":[{"id":"https://openalex.org/I122346577","display_name":"University of Modena and Reggio Emilia","ror":"https://ror.org/02d4c4y02","country_code":"IT","type":"education","lineage":["https://openalex.org/I122346577"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessandro Capotondi","raw_affiliation_strings":["University of Modena and Reggio Emilia, Modena, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Modena and Reggio Emilia, Modena, Italy","institution_ids":["https://openalex.org/I122346577"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038717922","display_name":"Francesco Conti","orcid":"https://orcid.org/0000-0002-7924-933X"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesco Conti","raw_affiliation_strings":["University of Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061145921","display_name":"Andrea Marongiu","orcid":"https://orcid.org/0000-0003-1010-4762"},"institutions":[{"id":"https://openalex.org/I122346577","display_name":"University of Modena and Reggio Emilia","ror":"https://ror.org/02d4c4y02","country_code":"IT","type":"education","lineage":["https://openalex.org/I122346577"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea Marongiu","raw_affiliation_strings":["University of Modena and Reggio Emilia, Modena, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Modena and Reggio Emilia, Modena, Italy","institution_ids":["https://openalex.org/I122346577"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5003287724"],"corresponding_institution_ids":["https://openalex.org/I122346577"],"apc_list":null,"apc_paid":null,"fwci":1.886,"has_fulltext":true,"cited_by_count":12,"citation_normalized_percentile":{"value":0.85788748,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"9","last_page":"17"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8068111538887024},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.7709923982620239},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6527750492095947},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6460025310516357},{"id":"https://openalex.org/keywords/software-deployment","display_name":"Software deployment","score":0.49994635581970215},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.499300479888916},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.48281988501548767},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.408674955368042},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.340520977973938}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8068111538887024},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.7709923982620239},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6527750492095947},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6460025310516357},{"id":"https://openalex.org/C105339364","wikidata":"https://www.wikidata.org/wiki/Q2297740","display_name":"Software deployment","level":2,"score":0.49994635581970215},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.499300479888916},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.48281988501548767},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.408674955368042},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.340520977973938}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/dsd53832.2021.00011","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd53832.2021.00011","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 24th Euromicro Conference on Digital System Design (DSD)","raw_type":"proceedings-article"},{"id":"pmh:oai:cris.unibo.it:11585/847033","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/847033","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:iris.unimore.it:11380/1255170","is_oa":true,"landing_page_url":"http://hdl.handle.net/11380/1255170","pdf_url":null,"source":{"id":"https://openalex.org/S4377196326","display_name":"Iris Unimore (University of Modena and Reggio Emilia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122346577","host_organization_name":"University of Modena and Reggio Emilia","host_organization_lineage":["https://openalex.org/I122346577"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:iris.unimore.it:11380/1255170","is_oa":true,"landing_page_url":"http://hdl.handle.net/11380/1255170","pdf_url":null,"source":{"id":"https://openalex.org/S4377196326","display_name":"Iris Unimore (University of Modena and Reggio Emilia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122346577","host_organization_name":"University of Modena and Reggio Emilia","host_organization_lineage":["https://openalex.org/I122346577"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G4992659302","display_name":null,"funder_award_id":"826610","funder_id":"https://openalex.org/F4320327207","funder_display_name":"Electronic Components and Systems for European Leadership"}],"funders":[{"id":"https://openalex.org/F4320327207","display_name":"Electronic Components and Systems for European Leadership","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W1974274517","https://openalex.org/W1981752636","https://openalex.org/W2092185683","https://openalex.org/W2145600257","https://openalex.org/W2169753042","https://openalex.org/W2274813036","https://openalex.org/W2286095213","https://openalex.org/W2296236528","https://openalex.org/W2343695530","https://openalex.org/W2418145342","https://openalex.org/W2472489786","https://openalex.org/W2490345425","https://openalex.org/W2522116871","https://openalex.org/W2554510265","https://openalex.org/W2580284127","https://openalex.org/W2614154654","https://openalex.org/W2767149022","https://openalex.org/W2770020066","https://openalex.org/W2773756801","https://openalex.org/W2775414535","https://openalex.org/W2845210056","https://openalex.org/W2921494082","https://openalex.org/W2936567838","https://openalex.org/W2950533501","https://openalex.org/W2950765666","https://openalex.org/W2951458036","https://openalex.org/W2963255460","https://openalex.org/W2968140007","https://openalex.org/W3005652835","https://openalex.org/W3081627712","https://openalex.org/W3100768276","https://openalex.org/W4233528918","https://openalex.org/W4244002525","https://openalex.org/W6720847456","https://openalex.org/W6782174589"],"related_works":["https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2160474882","https://openalex.org/W2502691491","https://openalex.org/W3142211975","https://openalex.org/W1879443270","https://openalex.org/W2018912978","https://openalex.org/W2119122672","https://openalex.org/W2130914040"],"abstract_inverted_index":{"Modern":[0],"cyber-physical":[1],"systems":[2],"(CPS)":[3],"are":[4,106],"increasingly":[5],"adopting":[6],"heterogeneous":[7],"systems-on-chip":[8],"(HeSoCs)":[9],"as":[10],"a":[11,68,88,127],"computing":[12],"platform":[13],"to":[14,52,87,92,100,140],"satisfy":[15],"the":[16,32,50,60,93,101,109,119,123,144],"demands":[17],"of":[18,34,59,80,118],"their":[19],"sophisticated":[20],"workloads.":[21],"FPGA-based":[22],"HeSoCs":[23],"can":[24,41],"reach":[25],"high":[26],"performance":[27],"and":[28,54,63,96,113,135],"energy":[29],"efficiency":[30],"at":[31],"cost":[33],"increased":[35],"design":[36],"complexity.":[37],"High-Level":[38],"Synthesis":[39],"(HLS)":[40],"ease":[42],"IP":[43],"design,":[44],"but":[45],"automated":[46],"tools":[47],"still":[48],"lack":[49],"maturity":[51],"efficiently":[53],"easily":[55],"tackle":[56],"system-level":[57],"integration":[58,79],"many":[61],"hardware":[62,75],"software":[64,116],"blocks":[65],"included":[66],"in":[67],"modern":[69],"CPS.":[70],"We":[71],"present":[72],"an":[73],"innovative":[74],"overlay":[76,94,102,125],"offering":[77],"plug-and-play":[78],"HLS-compiled":[81],"or":[82],"handcrafted":[83],"acceleration":[84,120],"IPs":[85],"thanks":[86],"customizable":[89],"wrapper":[90],"attached":[91],"interconnect":[95],"providing":[97],"shared-memory":[98],"communication":[99],"cores.":[103],"The":[104],"latter":[105],"based":[107],"on":[108,126,143],"open":[110],"RISC-V":[111],"ISA":[112],"offer":[114],"simplified":[115],"management":[117],"IP.":[121],"Deploying":[122],"proposed":[124],"Xilinx":[128],"ZU9EG":[129],"shows":[130],"\u2248":[131,136],"20%":[132],"LUT":[133],"usage":[134],"4\u00d7":[137],"speedup":[138],"compared":[139],"program":[141],"execution":[142],"ARM":[145],"host":[146],"core.":[147]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":4}],"updated_date":"2026-05-07T13:39:58.223016","created_date":"2025-10-10T00:00:00"}