{"id":"https://openalex.org/W3140470246","doi":"https://doi.org/10.1109/dsd.2007.4341539","title":"Hierarchical Identification of Untestable Faults in Sequential Circuits","display_name":"Hierarchical Identification of Untestable Faults in Sequential Circuits","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W3140470246","doi":"https://doi.org/10.1109/dsd.2007.4341539","mag":"3140470246"},"language":"en","primary_location":{"id":"doi:10.1109/dsd.2007.4341539","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2007.4341539","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010286547","display_name":"Jaan Raik","orcid":"https://orcid.org/0000-0001-8113-020X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jaan Raik","raw_affiliation_strings":["Department of Computer Engineering, Tallinn University of Technology, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Tallinn University of Technology, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010536057","display_name":"Raimund Ubar","orcid":"https://orcid.org/0000-0001-8186-4385"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Raimund Ubar","raw_affiliation_strings":["Department of Computer Engineering, Tallinn University of Technology, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Tallinn University of Technology, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103704962","display_name":"Anna Krivenko","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Anna Krivenko","raw_affiliation_strings":["Department of Computer Engineering, Tallinn University of Technology, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Tallinn University of Technology, China","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027798135","display_name":"Margus Kruus","orcid":"https://orcid.org/0000-0003-3515-1290"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Margus Kruus","raw_affiliation_strings":["Department of Computer Engineering, Tallinn University of Technology, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Tallinn University of Technology, China","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3184,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.68595199,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"668","last_page":"671"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.6767913699150085},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6087705492973328},{"id":"https://openalex.org/keywords/identification","display_name":"Identification (biology)","score":0.5632721185684204},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5343095064163208},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.5174765586853027},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.49310967326164246},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.48276272416114807},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.47939252853393555},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4605315029621124},{"id":"https://openalex.org/keywords/class","display_name":"Class (philosophy)","score":0.42072394490242004},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.37854456901550293},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16654697060585022},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.15838029980659485}],"concepts":[{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.6767913699150085},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6087705492973328},{"id":"https://openalex.org/C116834253","wikidata":"https://www.wikidata.org/wiki/Q2039217","display_name":"Identification (biology)","level":2,"score":0.5632721185684204},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5343095064163208},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.5174765586853027},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.49310967326164246},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.48276272416114807},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.47939252853393555},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4605315029621124},{"id":"https://openalex.org/C2777212361","wikidata":"https://www.wikidata.org/wiki/Q5127848","display_name":"Class (philosophy)","level":2,"score":0.42072394490242004},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.37854456901550293},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16654697060585022},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.15838029980659485},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C59822182","wikidata":"https://www.wikidata.org/wiki/Q441","display_name":"Botany","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dsd.2007.4341539","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2007.4341539","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Climate action","score":0.5299999713897705,"id":"https://metadata.un.org/sdg/13"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2046401607","https://openalex.org/W2108572593","https://openalex.org/W2122600622","https://openalex.org/W2130132458","https://openalex.org/W4233770127","https://openalex.org/W6661765408"],"related_works":["https://openalex.org/W2120257283","https://openalex.org/W2117563988","https://openalex.org/W2161696808","https://openalex.org/W4240466429","https://openalex.org/W2132547051","https://openalex.org/W573124066","https://openalex.org/W573531811","https://openalex.org/W818963952","https://openalex.org/W2386022279","https://openalex.org/W2071237164"],"abstract_inverted_index":{"Similar":[0],"to":[1,59],"sequential":[2,13],"test":[3],"pattern":[4],"generation,":[5],"the":[6,19,27,31,64,70,78,87],"problem":[7],"of":[8,18,43,69,85],"identifying":[9],"untestable":[10,45],"faults":[11,62,80],"in":[12,22],"circuits":[14],"remains":[15],"unsolved.":[16],"Most":[17],"previous":[20],"works":[21],"untestability":[23],"identification":[24],"operate":[25],"at":[26],"logic-level":[28],"and,":[29],"thus,":[30],"methods":[32],"do":[33],"not":[34],"scale.":[35],"Current":[36],"paper":[37],"points":[38],"out":[39],"a":[40,82],"new":[41],"class":[42],"sequentially":[44],"faults,":[46],"called":[47],"register":[48],"input":[49],"logic":[50],"stuck-on":[51],"faults.":[52,89],"We":[53],"show":[54],"that":[55,77],"it":[56],"is":[57],"possible":[58],"identify":[60],"such":[61],"from":[63],"register-transfer":[65],"level":[66],"(RTL)":[67],"description":[68],"circuit.":[71],"Moreover,":[72],"we":[73],"prove":[74],"by":[75],"experiments":[76],"considered":[79],"form":[81],"large":[83],"subclass":[84],"all":[86],"untested":[88]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}