{"id":"https://openalex.org/W3140882894","doi":"https://doi.org/10.1109/dsd.2007.4341537","title":"Pseudo-Random Pattern Generator Design for Column-Matching BIST","display_name":"Pseudo-Random Pattern Generator Design for Column-Matching BIST","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W3140882894","doi":"https://doi.org/10.1109/dsd.2007.4341537","mag":"3140882894"},"language":"en","primary_location":{"id":"doi:10.1109/dsd.2007.4341537","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2007.4341537","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023119816","display_name":"Petr Fi\u0161er","orcid":"https://orcid.org/0000-0001-5306-6343"},"institutions":[{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":true,"raw_author_name":"Petr Fiser","raw_affiliation_strings":["Department of Computer Science and Engineering, Czech Technical University, Prague, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Czech Technical University, Prague, Czech Republic","institution_ids":["https://openalex.org/I44504214"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5023119816"],"corresponding_institution_ids":["https://openalex.org/I44504214"],"apc_list":null,"apc_paid":null,"fwci":1.2666,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.82632468,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"i","issue":null,"first_page":"657","last_page":"663"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9891999959945679,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pseudorandom-number-generator","display_name":"Pseudorandom number generator","score":0.8737844824790955},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.7685369253158569},{"id":"https://openalex.org/keywords/digital-pattern-generator","display_name":"Digital pattern generator","score":0.712748110294342},{"id":"https://openalex.org/keywords/random-number-generation","display_name":"Random number generation","score":0.5936925411224365},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.5895894765853882},{"id":"https://openalex.org/keywords/column","display_name":"Column (typography)","score":0.5473371744155884},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5419772863388062},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5418155789375305},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5403438210487366},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.527850866317749},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.5187892317771912},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.46781063079833984},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.44759634137153625},{"id":"https://openalex.org/keywords/pattern-matching","display_name":"Pattern matching","score":0.443711519241333},{"id":"https://openalex.org/keywords/linear-feedback-shift-register","display_name":"Linear feedback shift register","score":0.4434347152709961},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.43478867411613464},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.28544706106185913},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.23763933777809143},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.21358069777488708},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15940335392951965},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.13165032863616943},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10339853167533875},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.09173405170440674},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.07645347714424133}],"concepts":[{"id":"https://openalex.org/C140642157","wikidata":"https://www.wikidata.org/wiki/Q1623338","display_name":"Pseudorandom number generator","level":2,"score":0.8737844824790955},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.7685369253158569},{"id":"https://openalex.org/C151346624","wikidata":"https://www.wikidata.org/wiki/Q5276129","display_name":"Digital pattern generator","level":3,"score":0.712748110294342},{"id":"https://openalex.org/C201866948","wikidata":"https://www.wikidata.org/wiki/Q228206","display_name":"Random number generation","level":2,"score":0.5936925411224365},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.5895894765853882},{"id":"https://openalex.org/C2780551164","wikidata":"https://www.wikidata.org/wiki/Q2306599","display_name":"Column (typography)","level":3,"score":0.5473371744155884},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5419772863388062},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5418155789375305},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5403438210487366},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.527850866317749},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.5187892317771912},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.46781063079833984},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.44759634137153625},{"id":"https://openalex.org/C68859911","wikidata":"https://www.wikidata.org/wiki/Q1503724","display_name":"Pattern matching","level":2,"score":0.443711519241333},{"id":"https://openalex.org/C159862308","wikidata":"https://www.wikidata.org/wiki/Q681101","display_name":"Linear feedback shift register","level":4,"score":0.4434347152709961},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.43478867411613464},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.28544706106185913},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.23763933777809143},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.21358069777488708},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15940335392951965},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.13165032863616943},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10339853167533875},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.09173405170440674},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.07645347714424133},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dsd.2007.4341537","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2007.4341537","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W29127030","https://openalex.org/W260727648","https://openalex.org/W1511688816","https://openalex.org/W1581405316","https://openalex.org/W2099776611","https://openalex.org/W2127343408","https://openalex.org/W2127428898","https://openalex.org/W2129183345","https://openalex.org/W2133288230","https://openalex.org/W2152279620","https://openalex.org/W2152406824","https://openalex.org/W2153662495","https://openalex.org/W2159575479","https://openalex.org/W4240486387","https://openalex.org/W6630484773","https://openalex.org/W6630623413","https://openalex.org/W6634808979"],"related_works":["https://openalex.org/W2152745368","https://openalex.org/W2184933991","https://openalex.org/W4252072603","https://openalex.org/W2188176208","https://openalex.org/W2119351822","https://openalex.org/W2080947141","https://openalex.org/W2118970729","https://openalex.org/W4288754393","https://openalex.org/W2761883387","https://openalex.org/W1182583055"],"abstract_inverted_index":{"This":[0,137],"paper":[1,138],"discusses":[2,139],"possibilities":[3,140],"for":[4,70,82],"a":[5,8,83,107,142],"choice":[6],"of":[7,117,119,126,141,144],"pseudorandom":[9],"pattern":[10,28,48,54],"generator":[11,29,55],"that":[12],"is":[13,62,79],"to":[14,91,110,123,132],"be":[15,31],"used":[16],"in":[17,64,95],"combination":[18],"with":[19],"the":[20,72,92,124,127,129,133,145],"column-matching":[21,77],"based":[22],"built-in":[23],"self-test":[24],"design":[25],"method.":[26],"The":[27,76,115],"should":[30,41],"as":[32,34],"small":[33],"possible,":[35],"whereas":[36],"patterns":[37,88],"generated":[38],"by":[39,100,106],"it":[40],"guarantee":[42],"satisfactory":[43],"fault":[44],"coverage.":[45],"Weighted":[46],"random":[47],"generators":[49],"offer":[50],"this.":[51],"Several":[52],"weighted":[53],"designs":[56],"are":[57,74,89,103],"proposed":[58],"and":[59],"their":[60],"effectiveness":[61],"evaluated":[63],"this":[65,120],"paper.":[66],"Moreover,":[67],"two":[68],"methods":[69],"computing":[71],"weights":[73],"compared.":[75],"method":[78],"primarily":[80],"intended":[81],"test-per-clock":[84],"BIST,":[85],"i.e.,":[86],"test":[87,113],"applied":[90],"tested":[93,134],"circuit":[94,135],"parallel.":[96],"Pseudorandom":[97],"vectors":[98],"obtained":[99],"an":[101],"LFSR":[102,146],"modified":[104],"here":[105],"combinational":[108],"circuit,":[109],"obtain":[111],"deterministic":[112],"patterns.":[114],"number":[116],"inputs":[118],"block":[121],"corresponds":[122],"width":[125],"LFSR,":[128],"outputs":[130],"correspond":[131],"inputs.":[136],"reduction":[143],"width.":[147]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}