{"id":"https://openalex.org/W3143050471","doi":"https://doi.org/10.1109/dsd.2007.4341536","title":"A Low Power Information Redundant Concurrent Error Detecting Asynchronous Processor","display_name":"A Low Power Information Redundant Concurrent Error Detecting Asynchronous Processor","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W3143050471","doi":"https://doi.org/10.1109/dsd.2007.4341536","mag":"3143050471"},"language":"en","primary_location":{"id":"doi:10.1109/dsd.2007.4341536","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2007.4341536","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112623400","display_name":"Matthew Marshall","orcid":null},"institutions":[{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"M. Marshall","raw_affiliation_strings":["School of Electrical, Electronic and Computer Engineering, University of Newcastle, UK"],"affiliations":[{"raw_affiliation_string":"School of Electrical, Electronic and Computer Engineering, University of Newcastle, UK","institution_ids":["https://openalex.org/I84884186"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083385963","display_name":"G. Russell","orcid":"https://orcid.org/0000-0002-7989-8989"},"institutions":[{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"G. Russell","raw_affiliation_strings":["School of Electrical, Electronic and Computer Engineering, University of Newcastle, UK"],"affiliations":[{"raw_affiliation_string":"School of Electrical, Electronic and Computer Engineering, University of Newcastle, UK","institution_ids":["https://openalex.org/I84884186"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5112623400"],"corresponding_institution_ids":["https://openalex.org/I84884186"],"apc_list":null,"apc_paid":null,"fwci":0.7025,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.76570606,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"c 33","issue":null,"first_page":"649","last_page":"656"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8115984797477722},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7825726270675659},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5525991320610046},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4798935651779175},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.4770568907260895},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.43638911843299866},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.424015074968338},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.4150049090385437},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.41248300671577454},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3239222764968872},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.14664235711097717},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.11768633127212524},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.11141449213027954},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.11124762892723083},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10472571849822998}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8115984797477722},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7825726270675659},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5525991320610046},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4798935651779175},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.4770568907260895},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.43638911843299866},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.424015074968338},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.4150049090385437},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.41248300671577454},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3239222764968872},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.14664235711097717},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.11768633127212524},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.11141449213027954},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.11124762892723083},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10472571849822998},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dsd.2007.4341536","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2007.4341536","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6200000047683716,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1983496191","https://openalex.org/W2000814616","https://openalex.org/W2113062390","https://openalex.org/W2115698287","https://openalex.org/W2140049648","https://openalex.org/W2164712611","https://openalex.org/W6634062145","https://openalex.org/W6676686333","https://openalex.org/W7023807214"],"related_works":["https://openalex.org/W1948903516","https://openalex.org/W2187164010","https://openalex.org/W4312516786","https://openalex.org/W2085028021","https://openalex.org/W2138474603","https://openalex.org/W3094139610","https://openalex.org/W1993985975","https://openalex.org/W937897205","https://openalex.org/W2146990170","https://openalex.org/W2380707529"],"abstract_inverted_index":{"As":[0],"a":[1,37,71,110,120,132,216,230,271,303,313],"result":[2],"of":[3,12,81,99,123,136,169,186,229,233,253,302],"advances":[4],"in":[5,23,46,119,134],"technology":[6],"shrinking":[7],"device":[8],"dimensions,":[9],"the":[10,20,92,97,100,104,114,153,157,170,183,222,227,236,241,282,297,300],"occurrence":[11],"transient":[13],"errors":[14],"is":[15,178],"increasing.":[16],"This":[17,89,293],"together":[18],"with":[19,299,308],"concomitant":[21],"reduction":[22,133],"supply":[24],"voltages":[25],"has":[26,52,200],"decreased":[27],"noise":[28],"margins":[29],"causing":[30],"system":[31],"reliability":[32],"to":[33,70,102,116,163,181,190,215,276],"be":[34,67,117,139,164,209,249],"reduced,":[35],"at":[36],"time":[38],"when":[39,85,211],"electronic":[40],"systems":[41],"are":[42],"being":[43],"used":[44,118],"increasingly":[45],"'safety":[47],"critical'":[48],"applications.":[49],"Previous":[50,198],"work":[51,94,199,298],"demonstrated":[53,202],"that":[54,131,168,203],"an":[55,74,143],"information":[56,243],"redundant":[57,244],"Concurrent":[58],"Error":[59],"Detection":[60],"(CED)":[61],"scheme":[62,220],"using":[63,73],"Dong's":[64,213],"Code":[65,214,218],"can":[66,138,208,248],"applied":[68],"efficiently":[69],"processor":[72,101,115,160,172],"asynchronous":[75,144,158,283,306],"design":[76,145,176],"style":[77,146,177],"incurring":[78],"area":[79,206,273],"overheads":[80],"approximately":[82],"12%":[83],"[1]":[84],"placed":[86],"on":[87,221,312],"silicon.":[88],"paper":[90,128,294],"furthers":[91],"above":[93],"by":[95,109,141,240],"extending":[96],"capabilities":[98],"include":[103],"multiplication":[105],"function":[106,224],"also":[107,129,179,201,295],"guarded":[108],"CED":[111,159,219,284,311],"scheme,":[112],"permitting":[113],"wider":[121],"range":[122],"applications;":[124],"e.g.":[125],"DSP.":[126],"The":[127],"demonstrates":[130],"power":[135,154,268],"22%":[137],"achieved":[140],"utilising":[142],"rather":[147],"than":[148,167],"its":[149,277],"synchronous":[150,171,278,304],"counterpart.":[151],"Furthermore,":[152],"overhead":[155],"for":[156,289],"was":[161],"found":[162],"5%":[165],"less":[166],"without":[173,310],"CED.":[174],"Asynchronous":[175],"known":[180],"have":[182],"inherent":[184],"benefit":[185],"not":[187],"requiring":[188],"difficult":[189],"design,":[191],"global":[192],"timing":[193],"clock":[194],"trees":[195],"and":[196,270,287,305,309],"networks.":[197],"approximately,":[204],"25%":[205],"savings":[207,247],"made":[210,250],"comparing":[212],"Berger":[217],"multiplier":[223],"[2].":[225],"Through":[226],"implementation":[228,301],"larger":[231],"number":[232],"operations":[234],"within":[235,262],"ALU,":[237],"all":[238],"protected":[239],"same":[242],"code,":[245],"further":[246],"through":[251],"reuse":[252],"common":[254],"blocks,":[255],"as":[256],"codes":[257],"often":[258],"share":[259],"many":[260],"similarities":[261],"their":[263],"prediction":[264],"equations.":[265],"With":[266],"lower":[267],"dissipation":[269],"reduced":[272],"overhead,":[274],"compared":[275],"counterpart,":[279],"this":[280],"makes":[281],"circuit":[285],"attractive":[286],"viable":[288],"reliable":[290],"mobile":[291],"computation.":[292],"extends":[296],"processor,":[307],"FPGA.":[314]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}