{"id":"https://openalex.org/W3150154131","doi":"https://doi.org/10.1109/dsd.2007.4341533","title":"Test Controller Synthesis Constrained by Circuit Testability Analysis","display_name":"Test Controller Synthesis Constrained by Circuit Testability Analysis","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W3150154131","doi":"https://doi.org/10.1109/dsd.2007.4341533","mag":"3150154131"},"language":"en","primary_location":{"id":"doi:10.1109/dsd.2007.4341533","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2007.4341533","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054096424","display_name":"Richard R\u016f\u017ei\u010dka","orcid":null},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":true,"raw_author_name":"Richard Ruzicka","raw_affiliation_strings":["Brno University of Technology, Brno, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Brno University of Technology, Brno, Czech Republic","institution_ids":["https://openalex.org/I60587646"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059709613","display_name":"Josef Strnadel","orcid":"https://orcid.org/0000-0001-6327-5990"},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Josef Strnadel","raw_affiliation_strings":["Brno University of Technology, Brno, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Brno University of Technology, Brno, Czech Republic","institution_ids":["https://openalex.org/I60587646"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5054096424"],"corresponding_institution_ids":["https://openalex.org/I60587646"],"apc_list":null,"apc_paid":null,"fwci":0.3167,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.68227458,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"25","issue":null,"first_page":"626","last_page":"633"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.992900013923645,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.992900013923645,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9890000224113464,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9818999767303467,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.8353315591812134},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6712100505828857},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5965763926506042},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5785683989524841},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5504773259162903},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.48616573214530945},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.4362648129463196},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.43285220861434937},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.40447115898132324},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33646029233932495},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.21921852231025696},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20145782828330994}],"concepts":[{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.8353315591812134},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6712100505828857},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5965763926506042},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5785683989524841},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5504773259162903},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.48616573214530945},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.4362648129463196},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.43285220861434937},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.40447115898132324},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33646029233932495},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.21921852231025696},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20145782828330994},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dsd.2007.4341533","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2007.4341533","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1159246","https://openalex.org/W1587701232","https://openalex.org/W2078888330","https://openalex.org/W2120243194","https://openalex.org/W2149847944","https://openalex.org/W2475476206","https://openalex.org/W6600052844"],"related_works":["https://openalex.org/W2947266479","https://openalex.org/W2107525390","https://openalex.org/W2091833418","https://openalex.org/W2151694129","https://openalex.org/W2157191248","https://openalex.org/W2913077774","https://openalex.org/W2369589212","https://openalex.org/W2543176856","https://openalex.org/W1579528621","https://openalex.org/W2624668974"],"abstract_inverted_index":{"In":[0],"the":[1,40,43,69],"paper,":[2],"a":[3,22],"method":[4,18,50],"for":[5,53],"test":[6,44,65,70,77],"controller":[7,66],"synthesis":[8,67],"based":[9],"on":[10],"testability":[11,48,62],"analysis":[12,49,63],"results":[13],"is":[14,51],"presented.":[15],"The":[16],"proposed":[17],"enables":[19],"to":[20],"create":[21],"finite":[23],"state":[24],"machine":[25],"with":[26],"output,":[27],"which":[28],"can":[29],"control":[30],"all":[31],"enable,":[32],"address":[33],"and":[34,64,79],"clock":[35],"inputs":[36],"of":[37,61,74],"elements":[38],"in":[39,72],"circuit":[41],"during":[42],"application":[45],"process.":[46],"Proposed":[47],"efficient":[52],"RT":[54],"level":[55],"pipelined":[56],"data-path":[57],"circuit.":[58],"Close":[59],"coupling":[60],"saves":[68],"cost":[71],"terms":[73],"area":[75],"overhead,":[76],"time":[78],"fault":[80],"coverage.":[81],"All":[82],"processes":[83],"are":[84],"described":[85],"formally.":[86]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}