{"id":"https://openalex.org/W3147326067","doi":"https://doi.org/10.1109/dsd.2007.4341532","title":"An On-Line BIST Technique for Stuck-Open Fault Detection in CMOS Circuits","display_name":"An On-Line BIST Technique for Stuck-Open Fault Detection in CMOS Circuits","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W3147326067","doi":"https://doi.org/10.1109/dsd.2007.4341532","mag":"3147326067"},"language":"en","primary_location":{"id":"doi:10.1109/dsd.2007.4341532","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2007.4341532","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060680839","display_name":"Elham Moghaddam","orcid":"https://orcid.org/0000-0001-8697-9544"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Elham K. Moghaddam","raw_affiliation_strings":["Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091774451","display_name":"Shaahin Hessabi","orcid":"https://orcid.org/0000-0003-3193-2567"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Shaahin Hessabi","raw_affiliation_strings":["Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5060680839"],"corresponding_institution_ids":["https://openalex.org/I133529467"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.34068993,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"619","last_page":"625"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7370176911354065},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.7040665149688721},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6132932901382446},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5705440044403076},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5329668521881104},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5286581516265869},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.52168869972229},{"id":"https://openalex.org/keywords/stuck-at-fault","display_name":"Stuck-at fault","score":0.5183168649673462},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.5132453441619873},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5122877359390259},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.47884058952331543},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.467912495136261},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4513983130455017},{"id":"https://openalex.org/keywords/fault-model","display_name":"Fault model","score":0.42367202043533325},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3651750087738037},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3178156912326813},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1752801537513733},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.0754927396774292},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.06155779957771301}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7370176911354065},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.7040665149688721},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6132932901382446},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5705440044403076},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5329668521881104},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5286581516265869},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.52168869972229},{"id":"https://openalex.org/C13625343","wikidata":"https://www.wikidata.org/wiki/Q7627418","display_name":"Stuck-at fault","level":4,"score":0.5183168649673462},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.5132453441619873},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5122877359390259},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.47884058952331543},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.467912495136261},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4513983130455017},{"id":"https://openalex.org/C167391956","wikidata":"https://www.wikidata.org/wiki/Q1401211","display_name":"Fault model","level":3,"score":0.42367202043533325},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3651750087738037},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3178156912326813},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1752801537513733},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0754927396774292},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.06155779957771301},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dsd.2007.4341532","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2007.4341532","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1996007494","https://openalex.org/W1999824665","https://openalex.org/W2041406712","https://openalex.org/W2043905562","https://openalex.org/W2100494699","https://openalex.org/W2165186270","https://openalex.org/W4206163962","https://openalex.org/W4247592337"],"related_works":["https://openalex.org/W4256030018","https://openalex.org/W2147400189","https://openalex.org/W2340957901","https://openalex.org/W1555400249","https://openalex.org/W2031110496","https://openalex.org/W2157154381","https://openalex.org/W2568949342","https://openalex.org/W2037862379","https://openalex.org/W4253743993","https://openalex.org/W1923485359"],"abstract_inverted_index":{"This":[0,31],"paper":[1],"presents":[2],"a":[3],"simulation-based":[4],"study":[5],"of":[6],"the":[7],"stuck-open":[8,25],"fault":[9],"testing":[10],"in":[11,27],"CMOS":[12],"logic":[13,29],"circuits.":[14],"A":[15],"novel":[16],"built-in":[17],"self-test":[18],"(BIST)":[19],"technique":[20],"is":[21],"presented":[22],"for":[23,43,49],"detecting":[24],"faults":[26],"these":[28],"families.":[30],"scheme":[32],"does":[33],"not":[34],"need":[35],"test-pattern":[36],"generation,":[37],"and":[38,52],"thus":[39],"can":[40],"be":[41],"used":[42],"robust":[44],"on-line":[45],"testing.":[46],"Simulation":[47],"results":[48],"area,":[50],"delay,":[51],"power":[53],"overheads":[54],"are":[55],"presented.":[56]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}