{"id":"https://openalex.org/W3151760418","doi":"https://doi.org/10.1109/dsd.2007.4341527","title":"Concurrent Error Detection for FSMs Designed for Implementation with Embedded Memory Blocks of FPGAs","display_name":"Concurrent Error Detection for FSMs Designed for Implementation with Embedded Memory Blocks of FPGAs","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W3151760418","doi":"https://doi.org/10.1109/dsd.2007.4341527","mag":"3151760418"},"language":"en","primary_location":{"id":"doi:10.1109/dsd.2007.4341527","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2007.4341527","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030082537","display_name":"Andrzej Kra\u015bniewski","orcid":"https://orcid.org/0000-0002-3733-5010"},"institutions":[{"id":"https://openalex.org/I108403487","display_name":"Warsaw University of Technology","ror":"https://ror.org/00y0xnp53","country_code":"PL","type":"education","lineage":["https://openalex.org/I108403487"]},{"id":"https://openalex.org/I4210125529","display_name":"National Institute of Telecommunications","ror":"https://ror.org/03053v606","country_code":"PL","type":"facility","lineage":["https://openalex.org/I4210125529"]}],"countries":["PL"],"is_corresponding":true,"raw_author_name":"Andrzej Krasniewski","raw_affiliation_strings":["Institute of Telecommunications, Warsaw University of Technology, Poland"],"affiliations":[{"raw_affiliation_string":"Institute of Telecommunications, Warsaw University of Technology, Poland","institution_ids":["https://openalex.org/I4210125529","https://openalex.org/I108403487"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5030082537"],"corresponding_institution_ids":["https://openalex.org/I108403487","https://openalex.org/I4210125529"],"apc_list":null,"apc_paid":null,"fwci":0.7025,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.76599281,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"216","issue":null,"first_page":"579","last_page":"586"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7893201112747192},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7370465397834778},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.7365993857383728},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7097214460372925},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6239368915557861},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.5193935036659241},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4696321487426758},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46350473165512085},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.4600090980529785},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.45551174879074097},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.4416944086551666},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.4352368414402008},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35266995429992676},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2992873787879944},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.23182865977287292},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16252654790878296},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09023654460906982}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7893201112747192},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7370465397834778},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.7365993857383728},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7097214460372925},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6239368915557861},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.5193935036659241},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4696321487426758},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46350473165512085},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.4600090980529785},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.45551174879074097},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.4416944086551666},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.4352368414402008},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35266995429992676},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2992873787879944},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.23182865977287292},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16252654790878296},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09023654460906982},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dsd.2007.4341527","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2007.4341527","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4699999988079071,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1836467151","https://openalex.org/W2047207707","https://openalex.org/W2095875131","https://openalex.org/W2107706338","https://openalex.org/W2109828260","https://openalex.org/W2116120920","https://openalex.org/W2120034842","https://openalex.org/W2121083020","https://openalex.org/W2122512228","https://openalex.org/W2122802656","https://openalex.org/W2130471510","https://openalex.org/W2130969484","https://openalex.org/W2131105156","https://openalex.org/W2147250303","https://openalex.org/W2164815137","https://openalex.org/W2275083152","https://openalex.org/W4237089479","https://openalex.org/W4243597858","https://openalex.org/W4245311664","https://openalex.org/W4249359029","https://openalex.org/W4255148843","https://openalex.org/W6676437463","https://openalex.org/W6677197400","https://openalex.org/W6679753974"],"related_works":["https://openalex.org/W4392590355","https://openalex.org/W3151633427","https://openalex.org/W2212894501","https://openalex.org/W2793465010","https://openalex.org/W3024050170","https://openalex.org/W1976168335","https://openalex.org/W2109451123","https://openalex.org/W4232940367","https://openalex.org/W2394408226","https://openalex.org/W4389168214"],"abstract_inverted_index":{"We":[0],"propose":[1],"a":[2,36],"cost-efficient":[3],"concurrent":[4],"error":[5],"detection":[6],"(CED)":[7],"scheme":[8,24],"for":[9,12,121,128],"FSMs":[10],"designed":[11],"implementation":[13,123],"with":[14,35,101,110,124],"embedded":[15],"memory":[16],"blocks(EMBs)":[17],"available":[18],"in":[19,49,88,94],"today's":[20],"SRAM-based":[21],"FPGAs.":[22],"The":[23,55],"is":[25,78,93,134],"proven":[26],"to":[27,99,116],"detect":[28],"each":[29],"permanent":[30],"or":[31,39,53],"transient":[32],"fault":[33],"associated":[34],"single":[37],"input":[38],"output":[40],"of":[41,44,71,90,97,105],"any":[42],"component":[43],"the":[45,68,72,76,82,86,95,111],"circuit":[46],"that":[47,66],"results":[48,57],"its":[50],"incorrect":[51],"state":[52],"output.":[54],"experimental":[56],"obtained":[58],"using":[59],"our":[60],"proprietary":[61],"FSM":[62,118],"synthesis":[63],"tool":[64],"show":[65],"despite":[67],"heterogeneous":[69],"structure":[70],"proposed":[73,113],"CED":[74],"scheme,":[75],"overhead":[77,87,131],"very":[79],"low.":[80],"For":[81],"examined":[83],"benchmark":[84],"circuits,":[85],"terms":[89],"extra":[91],"EMBs":[92],"range":[96],"5.0%":[98],"56.3%,":[100],"an":[102,122,130],"average":[103],"value":[104],"26.5%":[106],"This":[107],"compares":[108],"favorably":[109],"earlier":[112],"solutions":[114],"applicable":[115],"conventional":[117],"designs":[119],"intended":[120],"gates":[125],"and":[126],"flip-flops":[127],"which":[129],"exceeding":[132],"100%":[133],"quite":[135],"typical.":[136]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}