{"id":"https://openalex.org/W3141445551","doi":"https://doi.org/10.1109/dsd.2007.4341524","title":"On the impact of serialization on the cache performances in Network-on-Chip based MPSoCs","display_name":"On the impact of serialization on the cache performances in Network-on-Chip based MPSoCs","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W3141445551","doi":"https://doi.org/10.1109/dsd.2007.4341524","mag":"3141445551"},"language":"en","primary_location":{"id":"doi:10.1109/dsd.2007.4341524","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2007.4341524","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050421874","display_name":"Paolo Meloni","orcid":"https://orcid.org/0000-0002-8106-4641"},"institutions":[{"id":"https://openalex.org/I172446870","display_name":"University of Cagliari","ror":"https://ror.org/003109y17","country_code":"IT","type":"education","lineage":["https://openalex.org/I172446870"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Paolo Meloni","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, University of Cagliari, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, University of Cagliari, Italy","institution_ids":["https://openalex.org/I172446870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009437460","display_name":"Giovanni Busonera","orcid":"https://orcid.org/0000-0003-3266-7857"},"institutions":[{"id":"https://openalex.org/I172446870","display_name":"University of Cagliari","ror":"https://ror.org/003109y17","country_code":"IT","type":"education","lineage":["https://openalex.org/I172446870"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giovanni Busonera","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, University of Cagliari, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, University of Cagliari, Italy","institution_ids":["https://openalex.org/I172446870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069275031","display_name":"Salvatore Carta","orcid":"https://orcid.org/0000-0001-9481-511X"},"institutions":[{"id":"https://openalex.org/I172446870","display_name":"University of Cagliari","ror":"https://ror.org/003109y17","country_code":"IT","type":"education","lineage":["https://openalex.org/I172446870"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Salvatore Carta","raw_affiliation_strings":["Department of Mathematics and Computer Science, University of Cagliari, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Mathematics and Computer Science, University of Cagliari, Italy","institution_ids":["https://openalex.org/I172446870"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007761671","display_name":"Luigi Raffo","orcid":"https://orcid.org/0000-0001-9683-009X"},"institutions":[{"id":"https://openalex.org/I172446870","display_name":"University of Cagliari","ror":"https://ror.org/003109y17","country_code":"IT","type":"education","lineage":["https://openalex.org/I172446870"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luigi Raffo","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, University of Cagliari, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, University of Cagliari, Italy","institution_ids":["https://openalex.org/I172446870"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5050421874"],"corresponding_institution_ids":["https://openalex.org/I172446870"],"apc_list":null,"apc_paid":null,"fwci":0.3209,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.70381222,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"556","last_page":"562"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.9432146549224854},{"id":"https://openalex.org/keywords/serialization","display_name":"Serialization","score":0.8680036067962646},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8209336996078491},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6827301383018494},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.640485405921936},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6284287571907043},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5584688186645508},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5545993447303772},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.5471084713935852},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5185890197753906},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4997241497039795},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4737597107887268},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.4536818563938141},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.4372135400772095},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3399827778339386},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3158581852912903},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2698670029640198},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.2440687119960785},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17097598314285278}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.9432146549224854},{"id":"https://openalex.org/C52723943","wikidata":"https://www.wikidata.org/wiki/Q1127410","display_name":"Serialization","level":2,"score":0.8680036067962646},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8209336996078491},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6827301383018494},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.640485405921936},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6284287571907043},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5584688186645508},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5545993447303772},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.5471084713935852},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5185890197753906},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4997241497039795},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4737597107887268},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.4536818563938141},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.4372135400772095},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3399827778339386},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3158581852912903},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2698670029640198},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.2440687119960785},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17097598314285278},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dsd.2007.4341524","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2007.4341524","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.unica.it:11584/104237","is_oa":false,"landing_page_url":"http://hdl.handle.net/11584/104237","pdf_url":null,"source":{"id":"https://openalex.org/S4377196293","display_name":"UNICA IRIS Institutional Research Information System (University of Cagliari)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I172446870","host_organization_name":"University of Cagliari","host_organization_lineage":["https://openalex.org/I172446870"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6200000047683716,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2157340037","https://openalex.org/W2171940713","https://openalex.org/W2294693415","https://openalex.org/W2545278413","https://openalex.org/W4231826419","https://openalex.org/W4238549726","https://openalex.org/W4239812042","https://openalex.org/W4249962740","https://openalex.org/W6677288871"],"related_works":["https://openalex.org/W1934552808","https://openalex.org/W3198758847","https://openalex.org/W2587830891","https://openalex.org/W4230458348","https://openalex.org/W2119904701","https://openalex.org/W4234221021","https://openalex.org/W2092181573","https://openalex.org/W3141445551","https://openalex.org/W1990249917","https://openalex.org/W2167527266"],"abstract_inverted_index":{"Network":[0],"on":[1,123],"Chip":[2],"architectures":[3],"are":[4],"proposed":[5],"as":[6],"a":[7,34,70,124],"solution":[8],"to":[9,23,32,62,91,116,137],"overcome":[10],"functional":[11],"and":[12,25,72,141],"physical":[13],"scalability":[14],"shown":[15],"by":[16,82],"shared":[17],"bus":[18],"based":[19],"MPSoC":[20],"architecture.":[21],"Unfortunately":[22],"implement":[24],"efficient":[26],"communication":[27],"infrastructure,":[28],"the":[29,43,47,51,64,67,77,93,96,121,146],"designer":[30],"has":[31],"set":[33],"lot":[35],"of":[36,41,50,58,69,79,95,120,150],"parameters.":[37],"An":[38],"exhaustive":[39],"knowledge":[40],"how":[42],"chosen":[44],"settings":[45],"influence":[46],"overall":[48],"behaviour":[49],"designed":[52],"system":[53],"is":[54,61],"then":[55],"mandatory.":[56],"Aim":[57],"this":[59,108],"paper":[60],"discuss":[63],"relationship":[65],"between":[66],"performances":[68],"NoC":[71,122],"its":[73],"configuration":[74],"parameters":[75],"in":[76,105],"case":[78,110],"traffic":[80],"generated":[81],"cache":[83],"operations":[84],"(block":[85],"replacements).":[86],"We":[87],"paid":[88],"special":[89],"attention":[90],"investigate":[92],"impact":[94],"serialization":[97],"factor,":[98],"that":[99],"was":[100,130],"already":[101],"not":[102],"clearly":[103],"assessed":[104],"literature":[106],"for":[107],"important":[109],"study.":[111],"A":[112],"numerical":[113],"analysis,":[114],"referring":[115],"an":[117,139],"actual":[118],"implementation":[119],"state-of-the-art":[125],"65":[126],"nm":[127],"technological":[128],"process":[129],"performed.":[131],"The":[132],"obtained":[133],"results":[134],"were":[135],"used":[136],"report":[138],"energy":[140],"execution":[142],"time":[143],"exploration":[144],"over":[145],"complete":[147],"design":[148],"space":[149],"interest.":[151]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}