{"id":"https://openalex.org/W3144113508","doi":"https://doi.org/10.1109/dsd.2007.4341522","title":"Application-Specific Topology Design Customization for STNoC","display_name":"Application-Specific Topology Design Customization for STNoC","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W3144113508","doi":"https://doi.org/10.1109/dsd.2007.4341522","mag":"3144113508"},"language":"en","primary_location":{"id":"doi:10.1109/dsd.2007.4341522","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2007.4341522","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077005193","display_name":"Gianluca Palermo","orcid":"https://orcid.org/0000-0001-7955-8012"},"institutions":[{"id":"https://openalex.org/I57201433","display_name":"Universit\u00e0 della Svizzera italiana","ror":"https://ror.org/03c4atk17","country_code":"CH","type":"education","lineage":["https://openalex.org/I57201433"]},{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["CH","IT"],"is_corresponding":true,"raw_author_name":"Gianluca Palermo","raw_affiliation_strings":["ALaRI-Faculty of informatics, University of Lugano, Switzerland","Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy"],"affiliations":[{"raw_affiliation_string":"ALaRI-Faculty of informatics, University of Lugano, Switzerland","institution_ids":["https://openalex.org/I57201433"]},{"raw_affiliation_string":"Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031461662","display_name":"Cristina Silvano","orcid":"https://orcid.org/0000-0003-1668-0883"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Cristina Silvano","raw_affiliation_strings":["Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075709004","display_name":"Giovanni Mariani","orcid":"https://orcid.org/0000-0001-7611-5187"},"institutions":[{"id":"https://openalex.org/I57201433","display_name":"Universit\u00e0 della Svizzera italiana","ror":"https://ror.org/03c4atk17","country_code":"CH","type":"education","lineage":["https://openalex.org/I57201433"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Giovanni Mariani","raw_affiliation_strings":["ALaRI-Faculty of informatics, University of Lugano, Switzerland"],"affiliations":[{"raw_affiliation_string":"ALaRI-Faculty of informatics, University of Lugano, Switzerland","institution_ids":["https://openalex.org/I57201433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050816276","display_name":"Riccardo Locatelli","orcid":null},"institutions":[{"id":"https://openalex.org/I4210106035","display_name":"STMicroelectronics (United States)","ror":"https://ror.org/01f8c3y78","country_code":"US","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210106035"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Riccardo Locatelli","raw_affiliation_strings":["Advanced System Technology, STMicroelectronics, Inc., USA"],"affiliations":[{"raw_affiliation_string":"Advanced System Technology, STMicroelectronics, Inc., USA","institution_ids":["https://openalex.org/I4210106035"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009787535","display_name":"Marcello Coppola","orcid":"https://orcid.org/0000-0003-0414-9411"},"institutions":[{"id":"https://openalex.org/I4210106035","display_name":"STMicroelectronics (United States)","ror":"https://ror.org/01f8c3y78","country_code":"US","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210106035"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Marcello Coppola","raw_affiliation_strings":["Advanced System Technology, STMicroelectronics, Inc., USA"],"affiliations":[{"raw_affiliation_string":"Advanced System Technology, STMicroelectronics, Inc., USA","institution_ids":["https://openalex.org/I4210106035"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5077005193"],"corresponding_institution_ids":["https://openalex.org/I57201433","https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":0.6418,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.76522584,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"547","last_page":"550"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.7704499959945679},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6827104687690735},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6038118004798889},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5998038053512573},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.557776153087616},{"id":"https://openalex.org/keywords/personalization","display_name":"Personalization","score":0.5299110412597656},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.5221657752990723},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5102689266204834},{"id":"https://openalex.org/keywords/pareto-analysis","display_name":"Pareto analysis","score":0.4465402066707611},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4407517910003662},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.43623149394989014},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4168374538421631},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38814660906791687},{"id":"https://openalex.org/keywords/pareto-principle","display_name":"Pareto principle","score":0.3723890781402588},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3518461287021637},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3175548315048218},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21126964688301086},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07536777853965759}],"concepts":[{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.7704499959945679},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6827104687690735},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6038118004798889},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5998038053512573},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.557776153087616},{"id":"https://openalex.org/C183003079","wikidata":"https://www.wikidata.org/wiki/Q1000371","display_name":"Personalization","level":2,"score":0.5299110412597656},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.5221657752990723},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5102689266204834},{"id":"https://openalex.org/C118127601","wikidata":"https://www.wikidata.org/wiki/Q3797610","display_name":"Pareto analysis","level":3,"score":0.4465402066707611},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4407517910003662},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.43623149394989014},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4168374538421631},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38814660906791687},{"id":"https://openalex.org/C137635306","wikidata":"https://www.wikidata.org/wiki/Q182667","display_name":"Pareto principle","level":2,"score":0.3723890781402588},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3518461287021637},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3175548315048218},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21126964688301086},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07536777853965759},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dsd.2007.4341522","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2007.4341522","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1582835330","https://openalex.org/W2085830763","https://openalex.org/W2103714710","https://openalex.org/W2118961575","https://openalex.org/W2123184444","https://openalex.org/W2160642395","https://openalex.org/W2164703619","https://openalex.org/W2171950980","https://openalex.org/W2540500304","https://openalex.org/W6634901851"],"related_works":["https://openalex.org/W2174830943","https://openalex.org/W2906835357","https://openalex.org/W2037960874","https://openalex.org/W1896002061","https://openalex.org/W2651119350","https://openalex.org/W2096994867","https://openalex.org/W4213113466","https://openalex.org/W1973069902","https://openalex.org/W2029518208","https://openalex.org/W2750487835"],"abstract_inverted_index":{"Customized":[0],"network-oriented":[1],"communication":[2,19],"architectures":[3],"have":[4],"recently":[5],"become":[6],"a":[7,17,55,96],"must":[8],"to":[9,24,39,75,94,114],"support":[10,25],"high":[11],"bandwidth":[12],"SoCs.":[13],"To":[14],"this":[15],"end,":[16],"corresponding":[18],"design":[20,27,35,91],"flow":[21,92],"is":[22],"necessary":[23],"the":[26,41,45,49,52,62,65,77,85,88,115],"space":[28],"exploration":[29],"of":[30,64,98,104],"complex":[31],"SoCs":[32],"with":[33],"tight":[34],"constraints.":[36],"In":[37],"order":[38],"exploit":[40],"benefits":[42],"introduced":[43],"by":[44,81,109],"NoC":[46],"approach":[47,60,71],"for":[48,61],"on-chip":[50],"communication,":[51],"paper":[53],"presents":[54],"Pareto":[56],"Simulated":[57],"Annealing":[58],"(PSA)":[59],"customization":[63],"network":[66],"topology.":[67,117],"The":[68],"proposed":[69,89],"PSA":[70],"has":[72],"been":[73],"applied":[74],"STNoC,":[76],"Network":[78],"on-Chip":[79],"developed":[80],"STMicroelectronics.":[82],"Starting":[83],"from":[84],"ring":[86],"topology,":[87],"application-specific":[90],"tries":[93],"find":[95],"set":[97],"customized":[99],"topologies":[100],"(optimized":[101],"in":[102],"terms":[103],"performance":[105],"and":[106],"area/energy":[107],"overhead)":[108],"adding":[110],"custom":[111],"links":[112],"up":[113],"spidergon":[116]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}