{"id":"https://openalex.org/W3147980268","doi":"https://doi.org/10.1109/dsd.2007.4341517","title":"Effective full-duplex Mesochronous Link Architecture for Network-on-Chip Data-Link layer","display_name":"Effective full-duplex Mesochronous Link Architecture for Network-on-Chip Data-Link layer","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W3147980268","doi":"https://doi.org/10.1109/dsd.2007.4341517","mag":"3147980268"},"language":"en","primary_location":{"id":"doi:10.1109/dsd.2007.4341517","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2007.4341517","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005772068","display_name":"D. Mangano","orcid":null},"institutions":[{"id":"https://openalex.org/I4210106035","display_name":"STMicroelectronics (United States)","ror":"https://ror.org/01f8c3y78","country_code":"US","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210106035"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"D. Mangano","raw_affiliation_strings":["IP&D-On Chip Communication Systems (OCCS), STMicroelectronics, Inc., USA"],"affiliations":[{"raw_affiliation_string":"IP&D-On Chip Communication Systems (OCCS), STMicroelectronics, Inc., USA","institution_ids":["https://openalex.org/I4210106035"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087294082","display_name":"G. Falconeri","orcid":null},"institutions":[{"id":"https://openalex.org/I4210106035","display_name":"STMicroelectronics (United States)","ror":"https://ror.org/01f8c3y78","country_code":"US","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210106035"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. Falconeri","raw_affiliation_strings":["IP&D-On Chip Communication Systems (OCCS), STMicroelectronics, Inc., USA"],"affiliations":[{"raw_affiliation_string":"IP&D-On Chip Communication Systems (OCCS), STMicroelectronics, Inc., USA","institution_ids":["https://openalex.org/I4210106035"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039034224","display_name":"Carlo Pistritto","orcid":null},"institutions":[{"id":"https://openalex.org/I4210106035","display_name":"STMicroelectronics (United States)","ror":"https://ror.org/01f8c3y78","country_code":"US","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210106035"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. Pistritto","raw_affiliation_strings":["IP&D-On Chip Communication Systems (OCCS), STMicroelectronics, Inc., USA"],"affiliations":[{"raw_affiliation_string":"IP&D-On Chip Communication Systems (OCCS), STMicroelectronics, Inc., USA","institution_ids":["https://openalex.org/I4210106035"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029677878","display_name":"Alberto Scandurra","orcid":null},"institutions":[{"id":"https://openalex.org/I4210106035","display_name":"STMicroelectronics (United States)","ror":"https://ror.org/01f8c3y78","country_code":"US","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210106035"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Scandurra","raw_affiliation_strings":["IP&D-On Chip Communication Systems (OCCS), STMicroelectronics, Inc., USA"],"affiliations":[{"raw_affiliation_string":"IP&D-On Chip Communication Systems (OCCS), STMicroelectronics, Inc., USA","institution_ids":["https://openalex.org/I4210106035"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5005772068"],"corresponding_institution_ids":["https://openalex.org/I4210106035"],"apc_list":null,"apc_paid":null,"fwci":0.9626,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.80790756,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"519","last_page":"526"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9932000041007996,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10018","display_name":"Advancements in Battery Materials","score":0.9922999739646912,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7152769565582275},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6662709712982178},{"id":"https://openalex.org/keywords/data-link-layer","display_name":"Data link layer","score":0.6239299774169922},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6070006489753723},{"id":"https://openalex.org/keywords/physical-layer","display_name":"Physical layer","score":0.6064435839653015},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5842447876930237},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5703719854354858},{"id":"https://openalex.org/keywords/link-layer","display_name":"Link layer","score":0.5679668188095093},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5648288130760193},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5031375288963318},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.4999077320098877},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.4706273078918457},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.4362495541572571},{"id":"https://openalex.org/keywords/application-layer","display_name":"Application layer","score":0.42356258630752563},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.34891006350517273},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11391136050224304},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.08711621165275574}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7152769565582275},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6662709712982178},{"id":"https://openalex.org/C192835768","wikidata":"https://www.wikidata.org/wiki/Q194134","display_name":"Data link layer","level":4,"score":0.6239299774169922},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6070006489753723},{"id":"https://openalex.org/C19247436","wikidata":"https://www.wikidata.org/wiki/Q192727","display_name":"Physical layer","level":3,"score":0.6064435839653015},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5842447876930237},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5703719854354858},{"id":"https://openalex.org/C12570599","wikidata":"https://www.wikidata.org/wiki/Q2891044","display_name":"Link layer","level":3,"score":0.5679668188095093},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5648288130760193},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5031375288963318},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.4999077320098877},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.4706273078918457},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.4362495541572571},{"id":"https://openalex.org/C190793597","wikidata":"https://www.wikidata.org/wiki/Q189768","display_name":"Application layer","level":3,"score":0.42356258630752563},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.34891006350517273},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11391136050224304},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.08711621165275574},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C105339364","wikidata":"https://www.wikidata.org/wiki/Q2297740","display_name":"Software deployment","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.0},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dsd.2007.4341517","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2007.4341517","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6399999856948853,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1544623790","https://openalex.org/W1589319782","https://openalex.org/W2068129030","https://openalex.org/W2084691364","https://openalex.org/W2107168744","https://openalex.org/W2124925956","https://openalex.org/W2146587443","https://openalex.org/W2160642395","https://openalex.org/W2171825402","https://openalex.org/W2540500304","https://openalex.org/W2540512941","https://openalex.org/W4233551234","https://openalex.org/W6635128153"],"related_works":["https://openalex.org/W2406352538","https://openalex.org/W4249987491","https://openalex.org/W41342988","https://openalex.org/W2374193949","https://openalex.org/W2294481557","https://openalex.org/W4285325335","https://openalex.org/W2385057823","https://openalex.org/W2372799376","https://openalex.org/W40638262","https://openalex.org/W2176489598"],"abstract_inverted_index":{"The":[0],"increasing":[1],"complexity":[2],"of":[3,65,157],"system":[4],"on":[5,33],"chip":[6,34],"(SoC)":[7],"architectures":[8],"and":[9,29,47,88,150],"the":[10,15,63,84,119,123,130,134,144,158],"physical":[11,66,86,137],"issues":[12,156],"due":[13],"to":[14,20,24,53,58,61,77,82,92,116,152],"CMOS":[16],"technology":[17],"scaling,":[18],"led":[19],"explore":[21],"new":[22],"solutions":[23],"build":[25],"effective":[26],"on-chip":[27],"interconnection":[28],"communication":[30,146],"infrastructures.":[31],"Network":[32],"(NoC)":[35],"paradigm":[36,73,121],"has":[37,74,111],"been":[38,75,112],"proposed":[39,115],"as":[40,80,140],"architectural":[41],"solution":[42,81],"mainly":[43],"for":[44,107],"overcoming":[45],"scalability":[46],"flexibility":[48],"limitations.":[49],"However,":[50],"advanced":[51],"techniques":[52],"mitigate":[54],"wire-delay":[55],"effects":[56],"have":[57],"be":[59,97],"employed":[60],"reduce":[62],"impact":[64],"issues.":[67],"Globally":[68],"asynchronous":[69],"locally":[70],"synchronous":[71],"(GALS)":[72],"selected":[76],"this":[78,100],"purpose":[79],"implement":[83,118],"NoC":[85,95],"layer,":[87],"many":[89],"different":[90],"approaches":[91],"design":[93],"GALS-based":[94],"can":[96],"used.":[98],"In":[99],"paper":[101],"a":[102,109,127],"full-duplex":[103],"mesochronous":[104,136,145,160],"link":[105],"architecture,":[106],"which":[108],"patent":[110],"submitted,":[113],"is":[114],"effectively":[117,142],"GALS":[120],"in":[122],"STNoCtrade":[124],"system.":[125],"Such":[126],"link,":[128],"exploiting":[129],"service":[131],"provided":[132],"by":[133],"newest":[135],"layer":[138,149],"known":[139],"SKIL,":[141],"implements":[143],"at":[147],"data-link":[148],"enables":[151],"overcome":[153],"some":[154],"important":[155],"previous":[159],"solutions.":[161]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}