{"id":"https://openalex.org/W3149845128","doi":"https://doi.org/10.1109/dsd.2007.4341508","title":"An Efficient Intra Prediction Hardware Architecture for H.264 Video Decoding","display_name":"An Efficient Intra Prediction Hardware Architecture for H.264 Video Decoding","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W3149845128","doi":"https://doi.org/10.1109/dsd.2007.4341508","mag":"3149845128"},"language":"en","primary_location":{"id":"doi:10.1109/dsd.2007.4341508","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2007.4341508","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005739858","display_name":"Esra \u015eahin","orcid":null},"institutions":[{"id":"https://openalex.org/I134235054","display_name":"Sabanc\u0131 \u00dcniversitesi","ror":"https://ror.org/049asqa32","country_code":"TR","type":"education","lineage":["https://openalex.org/I134235054"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Esra Sahin","raw_affiliation_strings":["Faculty of Engineering and Natural Sciences, Sabanci University, Tuzla, Istanbul, Turkey"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Engineering and Natural Sciences, Sabanci University, Tuzla, Istanbul, Turkey","institution_ids":["https://openalex.org/I134235054"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018819924","display_name":"\u0130lker Hamzao\u011flu","orcid":"https://orcid.org/0000-0002-6491-689X"},"institutions":[{"id":"https://openalex.org/I134235054","display_name":"Sabanc\u0131 \u00dcniversitesi","ror":"https://ror.org/049asqa32","country_code":"TR","type":"education","lineage":["https://openalex.org/I134235054"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Ilker Hamzaoglu","raw_affiliation_strings":["Faculty of Engineering and Natural Sciences, Sabanci University, Tuzla, Istanbul, Turkey"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Engineering and Natural Sciences, Sabanci University, Tuzla, Istanbul, Turkey","institution_ids":["https://openalex.org/I134235054"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.255,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.93124077,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"448","last_page":"454"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/video-graphics-array","display_name":"Video Graphics Array","score":0.8912094831466675},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8418360352516174},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8379896879196167},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.8359963893890381},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.574151337146759},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.5707776546478271},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.5612497925758362},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.5331306457519531},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5286070704460144},{"id":"https://openalex.org/keywords/video-decoder","display_name":"Video decoder","score":0.4918384552001953},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.46956372261047363},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45622166991233826},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.44930320978164673},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.41310739517211914},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.1067800521850586},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08287054300308228},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08265787363052368}],"concepts":[{"id":"https://openalex.org/C139983466","wikidata":"https://www.wikidata.org/wiki/Q17194","display_name":"Video Graphics Array","level":3,"score":0.8912094831466675},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8418360352516174},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8379896879196167},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.8359963893890381},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.574151337146759},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.5707776546478271},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.5612497925758362},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.5331306457519531},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5286070704460144},{"id":"https://openalex.org/C2776580754","wikidata":"https://www.wikidata.org/wiki/Q25098614","display_name":"Video decoder","level":3,"score":0.4918384552001953},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.46956372261047363},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45622166991233826},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.44930320978164673},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.41310739517211914},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.1067800521850586},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08287054300308228},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08265787363052368},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dsd.2007.4341508","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2007.4341508","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2106219841","https://openalex.org/W2127370302","https://openalex.org/W2127392486","https://openalex.org/W2488097972","https://openalex.org/W6678905831"],"related_works":["https://openalex.org/W2560564468","https://openalex.org/W2384591333","https://openalex.org/W4389945849","https://openalex.org/W2379906263","https://openalex.org/W2368465458","https://openalex.org/W2378531264","https://openalex.org/W1964906116","https://openalex.org/W2127392486","https://openalex.org/W3149845128","https://openalex.org/W2152652624"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"present":[4],"an":[5],"efficient":[6],"hardware":[7,27,41],"architecture":[8,42,60],"for":[9,55],"real-time":[10],"implementation":[11,83],"of":[12,35,50],"intra":[13,37],"prediction":[14,38],"algorithm":[15],"used":[16,47],"in":[17,63,76,90,94],"H.264":[18,52],"/":[19],"MPEG4":[20],"Part":[21],"10":[22],"video":[23,53],"coding":[24],"standard.":[25],"The":[26,58,66,81],"design":[28],"is":[29,43,61,69],"based":[30],"on":[31],"a":[32,51,77,86],"novel":[33],"organization":[34],"the":[36,91],"equations.":[39],"This":[40],"designed":[44],"to":[45,71],"be":[46],"as":[48],"part":[49],"decoder":[54],"portable":[56],"applications.":[57],"proposed":[59],"implemented":[62],"Verilog":[64,67],"HDL.":[65],"RTL":[68],"verified":[70],"work":[72],"at":[73],"70":[74],"MHz":[75],"Xilinx":[78],"II":[79],"FPGA.":[80],"FPGA":[82],"can":[84],"process":[85],"VGA":[87],"frame":[88],"(640x480)":[89],"worst":[92],"case":[93],"9.85":[95],"msec.":[96]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}