{"id":"https://openalex.org/W3145280868","doi":"https://doi.org/10.1109/dsd.2007.4341507","title":"An Efficient Hardware Architecture for Quarter-Pixel Accurate H.264 Motion Estimation","display_name":"An Efficient Hardware Architecture for Quarter-Pixel Accurate H.264 Motion Estimation","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W3145280868","doi":"https://doi.org/10.1109/dsd.2007.4341507","mag":"3145280868"},"language":"en","primary_location":{"id":"doi:10.1109/dsd.2007.4341507","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2007.4341507","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014272673","display_name":"Serkan Hikmet \u00d6ktem","orcid":null},"institutions":[{"id":"https://openalex.org/I134235054","display_name":"Sabanc\u0131 \u00dcniversitesi","ror":"https://ror.org/049asqa32","country_code":"TR","type":"education","lineage":["https://openalex.org/I134235054"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Serkan Oktem","raw_affiliation_strings":["Faculty of Engineering and Natural Sciences, Sabanci University, Tuzla, Istanbul, Turkey"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Engineering and Natural Sciences, Sabanci University, Tuzla, Istanbul, Turkey","institution_ids":["https://openalex.org/I134235054"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018819924","display_name":"\u0130lker Hamzao\u011flu","orcid":"https://orcid.org/0000-0002-6491-689X"},"institutions":[{"id":"https://openalex.org/I134235054","display_name":"Sabanc\u0131 \u00dcniversitesi","ror":"https://ror.org/049asqa32","country_code":"TR","type":"education","lineage":["https://openalex.org/I134235054"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Ilker Hamzaoglu","raw_affiliation_strings":["Faculty of Engineering and Natural Sciences, Sabanci University, Tuzla, Istanbul, Turkey"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Engineering and Natural Sciences, Sabanci University, Tuzla, Istanbul, Turkey","institution_ids":["https://openalex.org/I134235054"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9765,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.78995569,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"444","last_page":"447"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7547330260276794},{"id":"https://openalex.org/keywords/pixel","display_name":"Pixel","score":0.7479713559150696},{"id":"https://openalex.org/keywords/video-graphics-array","display_name":"Video Graphics Array","score":0.7461704015731812},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7092089653015137},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6588791608810425},{"id":"https://openalex.org/keywords/motion-estimation","display_name":"Motion estimation","score":0.6511662006378174},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.5956310629844666},{"id":"https://openalex.org/keywords/motion-vector","display_name":"Motion vector","score":0.5548654794692993},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5425262451171875},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.49609360098838806},{"id":"https://openalex.org/keywords/interpolation","display_name":"Interpolation (computer graphics)","score":0.47752395272254944},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.45157164335250854},{"id":"https://openalex.org/keywords/computer-vision","display_name":"Computer vision","score":0.3683620095252991},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.336201012134552},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.13807284832000732},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.13366743922233582},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10408768057823181}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7547330260276794},{"id":"https://openalex.org/C160633673","wikidata":"https://www.wikidata.org/wiki/Q355198","display_name":"Pixel","level":2,"score":0.7479713559150696},{"id":"https://openalex.org/C139983466","wikidata":"https://www.wikidata.org/wiki/Q17194","display_name":"Video Graphics Array","level":3,"score":0.7461704015731812},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7092089653015137},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6588791608810425},{"id":"https://openalex.org/C10161872","wikidata":"https://www.wikidata.org/wiki/Q557891","display_name":"Motion estimation","level":2,"score":0.6511662006378174},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.5956310629844666},{"id":"https://openalex.org/C2779020251","wikidata":"https://www.wikidata.org/wiki/Q3555171","display_name":"Motion vector","level":3,"score":0.5548654794692993},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5425262451171875},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.49609360098838806},{"id":"https://openalex.org/C137800194","wikidata":"https://www.wikidata.org/wiki/Q11713455","display_name":"Interpolation (computer graphics)","level":3,"score":0.47752395272254944},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.45157164335250854},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.3683620095252991},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.336201012134552},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.13807284832000732},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.13366743922233582},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10408768057823181},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dsd.2007.4341507","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2007.4341507","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7200000286102295}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2074390930","https://openalex.org/W2106219841","https://openalex.org/W2488097972","https://openalex.org/W2532107927"],"related_works":["https://openalex.org/W2560564468","https://openalex.org/W2384591333","https://openalex.org/W4389945849","https://openalex.org/W2379906263","https://openalex.org/W2368465458","https://openalex.org/W2378531264","https://openalex.org/W1964906116","https://openalex.org/W3149845128","https://openalex.org/W2152652624","https://openalex.org/W2127392486"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"present":[4],"an":[5],"efficient":[6],"hardware":[7,30,81,102],"architecture":[8,103],"for":[9,20,41,64,97],"real-time":[10],"implementation":[11,127],"of":[12,61,73,89],"quarter-pixel":[13,32,43,65,75],"accurate":[14,44,76],"variable":[15],"block":[16],"size":[17],"motion":[18,53,77],"estimation":[19,78],"H.264":[21],"/":[22],"MPEG4":[23],"Part":[24],"10":[25],"video":[26,94],"coding.":[27],"The":[28,100,109,125],"proposed":[29,101],"performs":[31],"interpolation":[33],"dynamically,":[34],"i.e.":[35],"only":[36],"the":[37,47,51,59,70,74],"quarter":[38],"pixels":[39],"necessary":[40],"performing":[42],"search":[45],"at":[46,117],"location":[48],"pointed":[49],"by":[50],"half-pixel":[52],"vector":[54],"are":[55],"calculated.":[56],"This":[57,80],"reduces":[58,69],"amount":[60],"computation":[62],"performed":[63],"interpolation,":[66],"and":[67],"therefore":[68],"power":[71],"consumption":[72],"hardware.":[79],"is":[82,104,113],"designed":[83],"to":[84,115],"be":[85],"used":[86],"as":[87],"part":[88],"a":[90,121],"complete":[91],"H.":[92],"264":[93],"coding":[95],"system":[96],"portable":[98],"applications.":[99],"implemented":[105],"in":[106,120],"Verilog":[107,110],"HDL.":[108],"RTL":[111],"code":[112],"verified":[114],"work":[116],"60":[118],"MHz":[119],"Xilinx":[122],"Virtex":[123],"IIFPGA.":[124],"FPGA":[126],"can":[128],"process":[129],"34":[130],"VGA":[131],"frames":[132],"(640x480)":[133],"per":[134],"second.":[135]},"counts_by_year":[{"year":2021,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}