{"id":"https://openalex.org/W3144732534","doi":"https://doi.org/10.1109/dsd.2007.4341492","title":"Merge Logic for Clustered Multithreaded VLIW Processors","display_name":"Merge Logic for Clustered Multithreaded VLIW Processors","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W3144732534","doi":"https://doi.org/10.1109/dsd.2007.4341492","mag":"3144732534"},"language":"en","primary_location":{"id":"doi:10.1109/dsd.2007.4341492","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2007.4341492","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013381682","display_name":"Manoj Gupta","orcid":"https://orcid.org/0000-0002-4274-4927"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Manoj Gupta","raw_affiliation_strings":["Department of Computer Architecture, Universitat Polit\u00e9cnica de Catalunya, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Computer Architecture, Universitat Polit\u00e9cnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039060971","display_name":"Ferm\u00edn S\u00e1nchez Carracedo","orcid":"https://orcid.org/0000-0001-6954-7643"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Fermin Sanchez","raw_affiliation_strings":["Department of Computer Architecture, Universitat Polit\u00e9cnica de Catalunya, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Computer Architecture, Universitat Polit\u00e9cnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046557938","display_name":"Josep Llosa","orcid":"https://orcid.org/0000-0001-7740-3148"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Josep Llosa","raw_affiliation_strings":["Department of Computer Architecture, Universitat Polit\u00e9cnica de Catalunya, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Department of Computer Architecture, Universitat Polit\u00e9cnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5013381682"],"corresponding_institution_ids":["https://openalex.org/I9617848"],"apc_list":null,"apc_paid":null,"fwci":2.0931,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.88627451,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"353","last_page":"360"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.951475977897644},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8511568307876587},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.7293182015419006},{"id":"https://openalex.org/keywords/simultaneous-multithreading","display_name":"Simultaneous multithreading","score":0.655684232711792},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.6446230411529541},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6095747947692871},{"id":"https://openalex.org/keywords/merge","display_name":"Merge (version control)","score":0.6084404587745667},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.5444241166114807},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4679352939128876},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36234408617019653},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3569650948047638},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3241526484489441},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.18588107824325562},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10230574011802673}],"concepts":[{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.951475977897644},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8511568307876587},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.7293182015419006},{"id":"https://openalex.org/C85717602","wikidata":"https://www.wikidata.org/wiki/Q82178","display_name":"Simultaneous multithreading","level":4,"score":0.655684232711792},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.6446230411529541},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6095747947692871},{"id":"https://openalex.org/C197129107","wikidata":"https://www.wikidata.org/wiki/Q1921621","display_name":"Merge (version control)","level":2,"score":0.6084404587745667},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.5444241166114807},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4679352939128876},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36234408617019653},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3569650948047638},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3241526484489441},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.18588107824325562},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10230574011802673}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dsd.2007.4341492","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2007.4341492","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2056497280","https://openalex.org/W2084451631","https://openalex.org/W2095950905","https://openalex.org/W2129962996","https://openalex.org/W2148051985","https://openalex.org/W2576288252","https://openalex.org/W3142147837","https://openalex.org/W3147835733","https://openalex.org/W4251803368","https://openalex.org/W4298376790","https://openalex.org/W6682005402","https://openalex.org/W6793159789"],"related_works":["https://openalex.org/W2224540060","https://openalex.org/W2107657843","https://openalex.org/W2105594083","https://openalex.org/W2128998116","https://openalex.org/W2166282436","https://openalex.org/W1897551170","https://openalex.org/W1580653297","https://openalex.org/W1495795513","https://openalex.org/W2133675875","https://openalex.org/W3187804951"],"abstract_inverted_index":{"Clustered":[0],"VLIW":[1,38,53,77],"embedded":[2],"processors":[3,54],"have":[4],"become":[5],"widespread":[6],"due":[7],"to":[8,68],"benefits":[9],"of":[10,49,84,91,100],"simple":[11],"hardware":[12,57,66],"and":[13,59,88,98],"low":[14],"power.":[15],"Simultaneous":[16],"MultiThreading":[17],"(SMT)":[18],"is":[19],"a":[20,75],"well":[21],"known":[22],"technique":[23],"that":[24],"uses":[25],"thread":[26],"level":[27],"parallelism":[28],"at":[29],"the":[30,65],"instruction":[31,71],"grain":[32],"level.":[33],"However,":[34],"implementing":[35],"SMT":[36,50],"for":[37],"requires":[39],"complex":[40],"structures.":[41],"CSMT":[42,70,85],"(cluster-level":[43],"simultaneous":[44],"MultiThreading)":[45],"allows":[46],"some":[47],"degree":[48],"in":[51],"clustered":[52,76],"with":[55,64],"minimal":[56],"cost":[58],"complexity.":[60],"This":[61],"paper":[62,80],"deals":[63],"required":[67],"implement":[69],"merge":[72,86],"logic":[73,87],"on":[74],"processor.":[78],"The":[79],"presents":[81],"two":[82],"implementations":[83],"an":[89],"analysis":[90],"both":[92],"comparing":[93],"design":[94],"issues":[95],"like":[96],"delay":[97],"number":[99],"transistors":[101],"required.":[102]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-17T18:11:37.981687","created_date":"2025-10-10T00:00:00"}