{"id":"https://openalex.org/W3140627590","doi":"https://doi.org/10.1109/dsd.2007.4341488","title":"A Statistical Model for Estimating the Effect of Process Variations on Delay and Slew Metrics for VLSI Interconnects","display_name":"A Statistical Model for Estimating the Effect of Process Variations on Delay and Slew Metrics for VLSI Interconnects","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W3140627590","doi":"https://doi.org/10.1109/dsd.2007.4341488","mag":"3140627590"},"language":"en","primary_location":{"id":"doi:10.1109/dsd.2007.4341488","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2007.4341488","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042909873","display_name":"J. V. R. Ravindra","orcid":"https://orcid.org/0000-0001-7636-1791"},"institutions":[{"id":"https://openalex.org/I64189192","display_name":"International Institute of Information Technology, Hyderabad","ror":"https://ror.org/05f11g639","country_code":"IN","type":"education","lineage":["https://openalex.org/I64189192"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"J.V.R. Ravindra","raw_affiliation_strings":["Center for VLSI and Embedded System Technologies (CVEST), International Institute of Information Technology, Hyderabad, India"],"affiliations":[{"raw_affiliation_string":"Center for VLSI and Embedded System Technologies (CVEST), International Institute of Information Technology, Hyderabad, India","institution_ids":["https://openalex.org/I64189192"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101945130","display_name":"M.B. Srinivas","orcid":"https://orcid.org/0000-0003-3820-0561"},"institutions":[{"id":"https://openalex.org/I64189192","display_name":"International Institute of Information Technology, Hyderabad","ror":"https://ror.org/05f11g639","country_code":"IN","type":"education","lineage":["https://openalex.org/I64189192"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"M.B. Srinivas","raw_affiliation_strings":["Center for VLSI and Embedded System Technologies (CVEST), International Institute of Information Technology, Hyderabad, India"],"affiliations":[{"raw_affiliation_string":"Center for VLSI and Embedded System Technologies (CVEST), International Institute of Information Technology, Hyderabad, India","institution_ids":["https://openalex.org/I64189192"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5042909873"],"corresponding_institution_ids":["https://openalex.org/I64189192"],"apc_list":null,"apc_paid":null,"fwci":0.7025,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.76559873,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"325","last_page":"330"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/elmore-delay","display_name":"Elmore delay","score":0.7741472721099854},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7023584246635437},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6570857763290405},{"id":"https://openalex.org/keywords/erlang","display_name":"Erlang (programming language)","score":0.6439852714538574},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.6117731928825378},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.6064702272415161},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5373761653900146},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4748138189315796},{"id":"https://openalex.org/keywords/erlang-distribution","display_name":"Erlang distribution","score":0.4539591372013092},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.42130953073501587},{"id":"https://openalex.org/keywords/probability-density-function","display_name":"Probability density function","score":0.4136929512023926},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.38542479276657104},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3312019109725952},{"id":"https://openalex.org/keywords/gamma-distribution","display_name":"Gamma distribution","score":0.2949658930301666},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2226686179637909},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.18559885025024414},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.16708868741989136},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.08839234709739685},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08523190021514893},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07977703213691711}],"concepts":[{"id":"https://openalex.org/C84434228","wikidata":"https://www.wikidata.org/wiki/Q4531332","display_name":"Elmore delay","level":4,"score":0.7741472721099854},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7023584246635437},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6570857763290405},{"id":"https://openalex.org/C82484044","wikidata":"https://www.wikidata.org/wiki/Q334879","display_name":"Erlang (programming language)","level":3,"score":0.6439852714538574},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.6117731928825378},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.6064702272415161},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5373761653900146},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4748138189315796},{"id":"https://openalex.org/C145437242","wikidata":"https://www.wikidata.org/wiki/Q762448","display_name":"Erlang distribution","level":3,"score":0.4539591372013092},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.42130953073501587},{"id":"https://openalex.org/C197055811","wikidata":"https://www.wikidata.org/wiki/Q207522","display_name":"Probability density function","level":2,"score":0.4136929512023926},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38542479276657104},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3312019109725952},{"id":"https://openalex.org/C149717495","wikidata":"https://www.wikidata.org/wiki/Q117806","display_name":"Gamma distribution","level":2,"score":0.2949658930301666},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2226686179637909},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.18559885025024414},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.16708868741989136},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.08839234709739685},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08523190021514893},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07977703213691711},{"id":"https://openalex.org/C42383842","wikidata":"https://www.wikidata.org/wiki/Q193076","display_name":"Functional programming","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dsd.2007.4341488","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2007.4341488","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W2004809424","https://openalex.org/W2018785091","https://openalex.org/W2101772490","https://openalex.org/W2123692429","https://openalex.org/W2126329142","https://openalex.org/W2133365606","https://openalex.org/W2137428232","https://openalex.org/W2149472471","https://openalex.org/W2153558271","https://openalex.org/W2154363431","https://openalex.org/W2163626738","https://openalex.org/W2169269717","https://openalex.org/W4247970051","https://openalex.org/W4252482710","https://openalex.org/W6674875815","https://openalex.org/W6675597687","https://openalex.org/W6678893609","https://openalex.org/W6679806540","https://openalex.org/W6685068509","https://openalex.org/W6829636747"],"related_works":["https://openalex.org/W2145535176","https://openalex.org/W4229446324","https://openalex.org/W2158805860","https://openalex.org/W1804063983","https://openalex.org/W1570180536","https://openalex.org/W2134944363","https://openalex.org/W2087387686","https://openalex.org/W3140640533","https://openalex.org/W2122901855","https://openalex.org/W2117925677"],"abstract_inverted_index":{"For":[0],"optimizations":[1],"like":[2],"placement,":[3],"interconnect":[4,11],"synthesis":[5],"and":[6,25,41,81,89],"static":[7],"timing":[8],"analysis,":[9],"efficient":[10,82],"delay":[12,30,38,69,88],"computation":[13],"is":[14,111],"critical":[15],"for":[16,86,108],"RC":[17,109],"networks.":[18],"Because":[19],"of":[20,55,104],"its":[21],"simple":[22,80],"closed":[23],"form":[24],"fast":[26],"evaluation,":[27],"the":[28,44,50,105],"Elmore":[29],"model":[31],"has":[32],"been":[33],"widely":[34],"used.":[35],"The":[36,102],"other":[37,68],"metrics":[39,107],"PRIMO":[40],"H-gamma":[42],"match":[43],"first":[45],"three":[46],"circuit":[47],"moments":[48],"to":[49,67,74],"probability":[51],"density":[52],"function":[53],"(PDF)":[54],"a":[56],"Gamma":[57],"statistical":[58],"distribution.":[59],"Although":[60],"these":[61],"methods":[62],"demonstrate":[63],"impressive":[64],"accuracy":[65],"compared":[66],"metrics,":[70],"their":[71],"implementations":[72],"tend":[73],"be":[75],"challenging.":[76],"In":[77],"this":[78],"paper":[79],"two-parameter":[83],"analytic":[84],"expressions":[85],"both":[87],"slew,":[90],"based":[91],"on":[92],"Erlang":[93],"distribution":[94],"(ERD)":[95],"function,":[96],"are":[97],"presented":[98],"under":[99],"process":[100],"variations.":[101],"effectiveness":[103],"proposed":[106],"trees":[110],"proved":[112],"through":[113],"experimental":[114],"results.":[115]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}