{"id":"https://openalex.org/W3150734694","doi":"https://doi.org/10.1109/dsd.2007.4341487","title":"Silicon Compaction/Defragmentation for Partial Runtime Reconfiguration","display_name":"Silicon Compaction/Defragmentation for Partial Runtime Reconfiguration","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W3150734694","doi":"https://doi.org/10.1109/dsd.2007.4341487","mag":"3150734694"},"language":"en","primary_location":{"id":"doi:10.1109/dsd.2007.4341487","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2007.4341487","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085835894","display_name":"Kolin Paul","orcid":"https://orcid.org/0000-0001-6970-5509"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Kolin Paul","raw_affiliation_strings":["Department of Computer Science IIT Delhi Hauz Khas, New Delhi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science IIT Delhi Hauz Khas, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051697548","display_name":"Jo\u00ebl Porquet","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Joel Porquet","raw_affiliation_strings":["Universit Pierre et Marie Curie 4, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universit Pierre et Marie Curie 4, Paris, France","institution_ids":["https://openalex.org/I39804081"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046557938","display_name":"Josep Llosa","orcid":"https://orcid.org/0000-0001-7740-3148"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Josep Llosa","raw_affiliation_strings":["Universitat Politecnica de Catalunya"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universitat Politecnica de Catalunya","institution_ids":["https://openalex.org/I9617848"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.34857034,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"317","last_page":"324"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.9115797877311707},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7696256637573242},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7024751901626587},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5879424214363098},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.42857131361961365},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3850322663784027},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34235936403274536}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.9115797877311707},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7696256637573242},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7024751901626587},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5879424214363098},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.42857131361961365},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3850322663784027},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34235936403274536},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dsd.2007.4341487","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2007.4341487","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-01305789v1","is_oa":false,"landing_page_url":"https://hal.science/hal-01305789","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"DSD EUROMICRO Conference on Digital System Design, Aug 2007, L\u00fcbeck, Germany. pp.317-324, ⟨10.1109/DSD.2007.4341487⟩","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1497869708","https://openalex.org/W1510546047","https://openalex.org/W1516418247","https://openalex.org/W1595837577","https://openalex.org/W1783422723","https://openalex.org/W2041731892","https://openalex.org/W2068041061","https://openalex.org/W2130193491","https://openalex.org/W2138364400","https://openalex.org/W2139637699","https://openalex.org/W2142574874","https://openalex.org/W2149935414","https://openalex.org/W2156520205","https://openalex.org/W3152703111","https://openalex.org/W4230310076","https://openalex.org/W4248152213","https://openalex.org/W6630610404","https://openalex.org/W6635503683","https://openalex.org/W6682636460"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W4249632163","https://openalex.org/W1760305469","https://openalex.org/W2797161794","https://openalex.org/W2073075351","https://openalex.org/W2096938998"],"abstract_inverted_index":{"The":[0,94],"effective":[1],"use":[2],"of":[3,38,84,97],"Run":[4],"Time":[5],"Reconfiguration":[6],"(RTR)":[7],"in":[8,32,92,104],"modern":[9],"FPGAs":[10],"opens":[11],"up":[12],"new":[13],"avenues":[14],"to":[15,35,56,110],"design":[16,27],"area":[17],"and":[18,53,82],"power":[19],"efficient":[20],"high":[21],"performance":[22],"architectures.":[23],"However":[24],"the":[25,36,63,80,85,89,102,105],"current":[26],"flow":[28],"for":[29,62],"exploiting":[30],"RTR":[31],"designs,":[33],"leads":[34],"problem":[37],"silicon":[39,44,87],"Defragmentation.":[40],"We":[41,65],"propose":[42],"a":[43,68],"compaction/":[45],"defragmentation":[46,113],"technique":[47],"which":[48,70],"works":[49],"on":[50],"already":[51],"placed":[52],"routed":[54],"modules":[55],"generate":[57],"partial":[58,73],"bitstreams":[59,74],"(programming":[60],"files)":[61],"device.":[64],"have":[66],"outlined":[67],"method":[69,99],"generates":[71],"these":[72],"very":[75],"fast":[76],"taking":[77],"into":[78],"account":[79],"size":[81],"position":[83],"\"free\"":[86],"when":[88],"device":[90],"is":[91,100],"operation.":[93],"other":[95],"advantage":[96],"this":[98,112],"that":[101],"changes":[103],"basic":[106],"FPGA":[107],"fabric":[108],"needed":[109],"implement":[111],"strategy":[114],"are":[115],"(almost)":[116],"trivial.":[117]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}