{"id":"https://openalex.org/W3144808236","doi":"https://doi.org/10.1109/dsd.2007.4341485","title":"Energy Based Design Space Exploration of Multiprocessor VLIW Architectures","display_name":"Energy Based Design Space Exploration of Multiprocessor VLIW Architectures","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W3144808236","doi":"https://doi.org/10.1109/dsd.2007.4341485","mag":"3144808236"},"language":"en","primary_location":{"id":"doi:10.1109/dsd.2007.4341485","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2007.4341485","pdf_url":null,"source":null,"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013381682","display_name":"Manoj Gupta","orcid":"https://orcid.org/0000-0002-4274-4927"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Manoj Gupta","raw_affiliation_strings":["Departament d\u2019 Arquitectura de Computadors, Universitat Polit\u00e8cnica de, Catalunya","Veveo Inc","Departament d' Arquitectura de Computadors, Universitat Polit\u00e8cnica de, Catalunya"],"affiliations":[{"raw_affiliation_string":"Departament d\u2019 Arquitectura de Computadors, Universitat Polit\u00e8cnica de, Catalunya","institution_ids":["https://openalex.org/I9617848"]},{"raw_affiliation_string":"Veveo Inc","institution_ids":[]},{"raw_affiliation_string":"Departament d' Arquitectura de Computadors, Universitat Polit\u00e8cnica de, Catalunya","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100751971","display_name":"Mayank Gupta","orcid":"https://orcid.org/0000-0003-1053-4527"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Mayank Gupta","raw_affiliation_strings":["Departament d\u2019 Arquitectura de Computadors, Universitat Polit\u00e8cnica de, Catalunya","Veveo Inc"],"affiliations":[{"raw_affiliation_string":"Departament d\u2019 Arquitectura de Computadors, Universitat Polit\u00e8cnica de, Catalunya","institution_ids":["https://openalex.org/I9617848"]},{"raw_affiliation_string":"Veveo Inc","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047884267","display_name":"Neeraj Goel","orcid":"https://orcid.org/0000-0003-3824-9437"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Neeraj Goel","raw_affiliation_strings":["Department of Computer Science & Engineering, Indian Institute of Technology, Delhi"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Engineering, Indian Institute of Technology, Delhi","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028755050","display_name":"M. Balaksrishnan","orcid":null},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"M. Balaksrishnan","raw_affiliation_strings":["Department of Computer Science & Engineering, Indian Institute of Technology, Delhi"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Engineering, Indian Institute of Technology, Delhi","institution_ids":["https://openalex.org/I68891433"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5013381682"],"corresponding_institution_ids":["https://openalex.org/I9617848"],"apc_list":null,"apc_paid":null,"fwci":0.3167,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.68147927,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"307","last_page":"310"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.9415720701217651},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8678662776947021},{"id":"https://openalex.org/keywords/uniprocessor-system","display_name":"Uniprocessor system","score":0.8369827270507812},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.6858847141265869},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6211518049240112},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5151325464248657},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.510705292224884},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.48604637384414673},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4790835976600647},{"id":"https://openalex.org/keywords/concurrency","display_name":"Concurrency","score":0.42551174759864807},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.4245935082435608},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3738204836845398},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.1970752477645874}],"concepts":[{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.9415720701217651},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8678662776947021},{"id":"https://openalex.org/C79189994","wikidata":"https://www.wikidata.org/wiki/Q3488021","display_name":"Uniprocessor system","level":3,"score":0.8369827270507812},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.6858847141265869},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6211518049240112},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5151325464248657},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.510705292224884},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.48604637384414673},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4790835976600647},{"id":"https://openalex.org/C193702766","wikidata":"https://www.wikidata.org/wiki/Q1414548","display_name":"Concurrency","level":2,"score":0.42551174759864807},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.4245935082435608},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3738204836845398},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.1970752477645874}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dsd.2007.4341485","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2007.4341485","pdf_url":null,"source":null,"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.699999988079071}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1597755753","https://openalex.org/W2023358364","https://openalex.org/W2059343142","https://openalex.org/W2096424065","https://openalex.org/W2106428673","https://openalex.org/W2154433299","https://openalex.org/W2615865818","https://openalex.org/W6635964534"],"related_works":["https://openalex.org/W2537252220","https://openalex.org/W2099279072","https://openalex.org/W2771146586","https://openalex.org/W2164026451","https://openalex.org/W1584219532","https://openalex.org/W2544640218","https://openalex.org/W3144808236","https://openalex.org/W2099025818","https://openalex.org/W4293162632","https://openalex.org/W4367318977"],"abstract_inverted_index":{"Today":[0],"energy":[1,39,84],"is":[2,17,54,91,107],"an":[3],"important":[4],"factor":[5],"in":[6],"designing":[7],"a":[8,20,32,110],"multiprocessor":[9],"system.":[10],"The":[11,89],"overall":[12],"goal":[13],"of":[14,26,45,56,73],"this":[15],"work":[16],"to":[18,37,67,76,87],"propose":[19],"methodology":[21,53],"for":[22,43],"design":[23],"space":[24],"exploration":[25],"VLIW":[27,48,65],"multiprocessors.":[28,51,88],"We":[29,78],"have":[30],"developed":[31],"framework":[33],"which":[34],"enables":[35],"us":[36],"explore":[38],"-":[40],"performance":[41],"trade-off":[42],"state":[44],"the":[46,63],"art":[47],"processors":[49,66],"and":[50,100,105],"Our":[52],"capable":[55],"simultaneously":[57],"exploring":[58],"process-processor":[59],"binding":[60],"while":[61],"tuning":[62],"individual":[64],"support":[68],"specific":[69],"operation":[70],"concurrency":[71],"requirements":[72],"processes":[74],"bound":[75],"it.":[77],"extend":[79],"existing":[80],"uniprocessor":[81],"instruction":[82],"level":[83],"estimation":[85],"techniques":[86],"implementation":[90],"based":[92],"on":[93,113],"popular":[94],"public":[95],"domain":[96],"tools":[97],"like":[98],"IMPACT":[99],"SystemC.":[101],"Its":[102],"completeness,":[103],"robustness":[104],"efficacy":[106],"demonstrated":[108],"through":[109],"case":[111],"study":[112],"MPEG-2":[114],"decoder.":[115]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}