{"id":"https://openalex.org/W3142821938","doi":"https://doi.org/10.1109/dsd.2007.4341478","title":"Power Estimation of Time Variant SoCs with TAPES","display_name":"Power Estimation of Time Variant SoCs with TAPES","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W3142821938","doi":"https://doi.org/10.1109/dsd.2007.4341478","mag":"3142821938"},"language":"en","primary_location":{"id":"doi:10.1109/dsd.2007.4341478","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2007.4341478","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078750186","display_name":"Andreas Lankes","orcid":null},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Andreas Lankes","raw_affiliation_strings":["Institute for Integrated Systems, Technische Universit\u00e4t M\u00fcnchen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Integrated Systems, Technische Universit\u00e4t M\u00fcnchen, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078142327","display_name":"Thomas Wild","orcid":"https://orcid.org/0000-0002-2455-3625"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Thomas Wild","raw_affiliation_strings":["Institute for Integrated Systems, Technische Universit\u00e4t M\u00fcnchen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Integrated Systems, Technische Universit\u00e4t M\u00fcnchen, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049228228","display_name":"Johannes Zeppenfeld","orcid":null},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Johannes Zeppenfeld","raw_affiliation_strings":["Institute for Integrated Systems, Technische Universit\u00e4t M\u00fcnchen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Integrated Systems, Technische Universit\u00e4t M\u00fcnchen, Germany","institution_ids":["https://openalex.org/I62916508"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3369,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.71830267,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"10","issue":null,"first_page":"261","last_page":"264"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.7044256925582886},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.640880823135376},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.6383712887763977},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.62794029712677},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.6159579157829285},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.6122754812240601},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.5705925822257996},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5430294275283813},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.5416780710220337},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.47416701912879944},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4415874183177948},{"id":"https://openalex.org/keywords/design-process","display_name":"Design process","score":0.4102638065814972},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34769999980926514},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23329243063926697},{"id":"https://openalex.org/keywords/work-in-process","display_name":"Work in process","score":0.1575486958026886},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08394515514373779},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07640641927719116}],"concepts":[{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.7044256925582886},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.640880823135376},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.6383712887763977},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.62794029712677},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.6159579157829285},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.6122754812240601},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.5705925822257996},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5430294275283813},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.5416780710220337},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.47416701912879944},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4415874183177948},{"id":"https://openalex.org/C48262172","wikidata":"https://www.wikidata.org/wiki/Q16908765","display_name":"Design process","level":3,"score":0.4102638065814972},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34769999980926514},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23329243063926697},{"id":"https://openalex.org/C174998907","wikidata":"https://www.wikidata.org/wiki/Q357662","display_name":"Work in process","level":2,"score":0.1575486958026886},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08394515514373779},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07640641927719116},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dsd.2007.4341478","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2007.4341478","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8700000047683716,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W22997922","https://openalex.org/W1492580319","https://openalex.org/W1500589160","https://openalex.org/W1997998060","https://openalex.org/W2006323372","https://openalex.org/W2020216714","https://openalex.org/W2055713419","https://openalex.org/W2108698513","https://openalex.org/W2122593349","https://openalex.org/W2138052574","https://openalex.org/W4231666910","https://openalex.org/W4238435901","https://openalex.org/W4249472430","https://openalex.org/W6629476116","https://openalex.org/W6820139873"],"related_works":["https://openalex.org/W2129678152","https://openalex.org/W3151908233","https://openalex.org/W2057268231","https://openalex.org/W2001877200","https://openalex.org/W3151435834","https://openalex.org/W1508156141","https://openalex.org/W2171872191","https://openalex.org/W2169666835","https://openalex.org/W2124403023","https://openalex.org/W2120429086"],"abstract_inverted_index":{"During":[0],"the":[1,17,65,75,81,90],"design":[2,10,35],"process":[3,26],"of":[4,19,77,83,89,98],"modern":[5],"SoCs":[6],"(systems":[7],"on":[8],"chip),":[9],"tools":[11],"and":[12,29],"methods":[13],"are":[14,27],"required":[15],"for":[16],"exploration":[18,76,97],"promising":[20],"solutions.":[21],"Evaluation":[22],"criteria":[23],"in":[24,69,94],"this":[25],"performance":[28],"often":[30],"also":[31,80],"power":[32,57,84],"consumption.":[33,58],"The":[34,87],"space":[36],"is":[37,92],"expanded":[38],"by":[39],"a":[40,99],"trend":[41],"towards":[42],"time":[43,52],"variant":[44],"SoCs,":[45],"which":[46],"adapt":[47],"their":[48],"behaviour":[49],"at":[50],"run":[51],"to":[53,64,71],"improve":[54],"reliability":[55],"or":[56],"This":[59],"paper":[60],"presents":[61],"an":[62,95],"extension":[63],"TAPES":[66],"system":[67],"simulator":[68,91],"order":[70],"enable":[72],"not":[73],"only":[74],"architectures":[78],"but":[79],"investigation":[82],"minimization":[85],"strategies.":[86],"usefulness":[88],"demonstrated":[93],"architecture":[96],"network":[100],"processor.":[101]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}