{"id":"https://openalex.org/W4235445048","doi":"https://doi.org/10.1109/dsd.2007.4341475","title":"A DRAM Precharge Policy Based on Address Analysis","display_name":"A DRAM Precharge Policy Based on Address Analysis","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W4235445048","doi":"https://doi.org/10.1109/dsd.2007.4341475"},"language":"en","primary_location":{"id":"doi:10.1109/dsd.2007.4341475","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2007.4341475","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101189104","display_name":"Chiyuan Ma","orcid":null},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chiyuan Ma","raw_affiliation_strings":["School of Computer, National University of Defense Technology, Changsha, Hunan, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer, National University of Defense Technology, Changsha, Hunan, China","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100644317","display_name":"Shuming Chen","orcid":"https://orcid.org/0000-0003-4441-2202"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shuming Chen","raw_affiliation_strings":["School of Computer, National University of Defense Technology, Changsha, Hunan, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer, National University of Defense Technology, Changsha, Hunan, China","institution_ids":["https://openalex.org/I170215575"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6369,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.75375347,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"9","issue":null,"first_page":"244","last_page":"248"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9937000274658203,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8620001077651978},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7562848329544067},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.7133769989013672},{"id":"https://openalex.org/keywords/page-fault","display_name":"Page fault","score":0.5919245481491089},{"id":"https://openalex.org/keywords/access-time","display_name":"Access time","score":0.44570812582969666},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.44141432642936707},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.42226940393447876},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.39791786670684814},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3836158215999603},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32383662462234497},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3222684860229492},{"id":"https://openalex.org/keywords/virtual-memory","display_name":"Virtual memory","score":0.22058632969856262},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.20857110619544983},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.15338674187660217}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8620001077651978},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7562848329544067},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.7133769989013672},{"id":"https://openalex.org/C193343404","wikidata":"https://www.wikidata.org/wiki/Q1928607","display_name":"Page fault","level":5,"score":0.5919245481491089},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.44570812582969666},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.44141432642936707},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.42226940393447876},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.39791786670684814},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3836158215999603},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32383662462234497},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3222684860229492},{"id":"https://openalex.org/C76399640","wikidata":"https://www.wikidata.org/wiki/Q189401","display_name":"Virtual memory","level":4,"score":0.22058632969856262},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.20857110619544983},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.15338674187660217}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dsd.2007.4341475","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2007.4341475","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions","score":0.5600000023841858}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W119142178","https://openalex.org/W1523192385","https://openalex.org/W1554149102","https://openalex.org/W1915361240","https://openalex.org/W2095957868","https://openalex.org/W6604776316"],"related_works":["https://openalex.org/W4293430534","https://openalex.org/W2342813629","https://openalex.org/W3150934690","https://openalex.org/W4297812927","https://openalex.org/W2335743642","https://openalex.org/W2800412005","https://openalex.org/W1976244802","https://openalex.org/W2080843961","https://openalex.org/W2414926609","https://openalex.org/W2924367614"],"abstract_inverted_index":{"As":[0],"the":[1,15,18,29,33,42,55,82,90,100,108,123,137],"gap":[2],"between":[3],"processor":[4],"speed":[5,8],"and":[6,47,58,88,128,143],"memory":[7,12,26,45],"continues":[9],"to":[10,111],"increase,":[11],"system":[13],"becomes":[14],"bottleneck":[16],"of":[17,32,44,51,77,80,93,102,107],"processor.":[19],"Multiple":[20],"instructions":[21,83],"queuing":[22],"for":[23,85],"accessing":[24,52,86],"main":[25],"appear":[27,38],"frequently,":[28],"regular":[30,91],"changes":[31,92],"access":[34,94,101],"address":[35,71,78],"stream":[36],"often":[37],"as":[39],"well.":[40],"Utilizing":[41],"characteristics":[43],"access,":[46],"considering":[48],"different":[49],"speeds":[50],"DRAM":[53,66,114],"in":[54],"hit,":[56],"empty":[57],"conflict":[59],"miss":[60],"cases,":[61],"this":[62,96,133],"paper":[63],"proposes":[64],"a":[65],"precharge":[67,112,131],"policy":[68],"based":[69],"on":[70],"analysis.":[72],"By":[73],"collecting":[74],"statistical":[75],"information":[76],"distribution":[79],"all":[81],"waiting":[84],"memory,":[87],"analyzing":[89],"addresses,":[95],"method":[97,134],"can":[98,135],"predict":[99],"each":[103,113],"bank,":[104],"make":[105],"judgment":[106],"appropriate":[109],"moment":[110],"bank.":[115],"The":[116],"experimental":[117],"results":[118],"show":[119],"that":[120],"comparing":[121],"with":[122],"commonly":[124],"used":[125],"close":[126],"page":[127,130],"open":[129],"policies,":[132],"decrease":[136],"cycles":[138],"per":[139],"instruction":[140],"by":[141],"15.7%":[142],"4.3%":[144],"respectively.":[145]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}