{"id":"https://openalex.org/W3149995730","doi":"https://doi.org/10.1109/dsd.2007.4341474","title":"A New Framework for Design and Simulation of Complex Hardware/Software Systems","display_name":"A New Framework for Design and Simulation of Complex Hardware/Software Systems","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W3149995730","doi":"https://doi.org/10.1109/dsd.2007.4341474","mag":"3149995730"},"language":"en","primary_location":{"id":"doi:10.1109/dsd.2007.4341474","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2007.4341474","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089286182","display_name":"Carlo Brandolese","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"C. Brandolese","raw_affiliation_strings":["Politecnico di Milano, Milan, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042881615","display_name":"D. Crespi","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"D. Crespi","raw_affiliation_strings":["Politecnico di Milano, Milan, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041539660","display_name":"Laura Frigerio","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"L. Frigerio","raw_affiliation_strings":["Politecnico di Milano, Milan, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090384946","display_name":"Fabio Salice","orcid":"https://orcid.org/0000-0002-0434-0446"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"F. Salice","raw_affiliation_strings":["Politecnico di Milano, Milan, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.34799656,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"236","last_page":"243"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7909289598464966},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6189612746238708},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.6159213185310364},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.5855263471603394},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.554693341255188},{"id":"https://openalex.org/keywords/abstraction-layer","display_name":"Abstraction layer","score":0.5145749449729919},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5068495869636536},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4743199050426483},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4576804041862488},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34739309549331665},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.2936273515224457},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2291795313358307}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7909289598464966},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6189612746238708},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.6159213185310364},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.5855263471603394},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.554693341255188},{"id":"https://openalex.org/C147358964","wikidata":"https://www.wikidata.org/wiki/Q1200992","display_name":"Abstraction layer","level":3,"score":0.5145749449729919},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5068495869636536},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4743199050426483},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4576804041862488},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34739309549331665},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.2936273515224457},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2291795313358307},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dsd.2007.4341474","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2007.4341474","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","raw_type":"proceedings-article"},{"id":"pmh:oai:re.public.polimi.it:11311/267877","is_oa":false,"landing_page_url":"http://hdl.handle.net/11311/267877","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.44999998807907104}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1901526311","https://openalex.org/W2163558621","https://openalex.org/W2164292984","https://openalex.org/W2533212402","https://openalex.org/W2613436976","https://openalex.org/W4233602124","https://openalex.org/W4242076186","https://openalex.org/W4244469666","https://openalex.org/W4250249984","https://openalex.org/W4250291977"],"related_works":["https://openalex.org/W1984744919","https://openalex.org/W2132930690","https://openalex.org/W2770599040","https://openalex.org/W1901380330","https://openalex.org/W3009812692","https://openalex.org/W2075164989","https://openalex.org/W2901324294","https://openalex.org/W4248324254","https://openalex.org/W3017219868","https://openalex.org/W3117872823"],"abstract_inverted_index":{"The":[0],"growing":[1],"complexity":[2],"of":[3,9,19,70,84,90,108,146,150],"digital":[4],"systems":[5],"and":[6,43,64,75,79,115,123,128],"the":[7,17,23,33,41,54,62,68,85,88,91,113,116,120,134,141,144,151],"increase":[8],"available":[10],"silicon":[11],"area":[12],"are":[13,28,87],"drawing":[14],"attention":[15],"on":[16,133],"problem":[18],"how":[20],"to":[21,36,40,96],"fill":[22],"productivity":[24],"gap.":[25],"Many":[26],"initiatives":[27],"possible,":[29],"ranging":[30],"from":[31],"raising":[32],"abstraction":[34,55],"level,":[35,56],"mixing":[37],"solutions":[38],"targeted":[39],"hardware":[42,63,78],"software":[44,65,80],"domains.":[45],"This":[46],"paper":[47,142],"proposes":[48],"a":[49,58,100,105,130,138],"design":[50],"approach":[51],"that":[52,118],"raises":[53],"maintaining":[57],"tight":[59],"link":[60],"with":[61],"domains,":[66,114],"through":[67],"use":[69],"highly":[71],"parametric,":[72],"technology":[73],"independent":[74],"easily":[76],"modifiable":[77],"cores.":[81],"Key":[82],"features":[83],"methodology":[86],"exploration":[89],"solution":[92],"space,":[93],"carried":[94],"out":[95],"identify":[97],"not":[98],"only":[99],"hardware/software":[101,157],"partitioning":[102],"but":[103],"also":[104],"finer":[106],"tuning":[107],"alternative":[109],"implementations":[110],"in":[111],"both":[112],"back-annotations":[117],"enrich":[119],"description":[121],"model":[122],"allow":[124],"for":[125,129],"faster":[126],"design-loops":[127],"closer":[131],"control":[132],"underlying":[135],"architecture.":[136],"As":[137],"case":[139],"study":[140],"describes":[143],"implementation":[145],"one":[147],"physical":[148],"layer":[149],"802.16-2004":[152],"protocol":[153],"(WiMax)":[154],"evaluating":[155],"different":[156],"solutions.":[158]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}