{"id":"https://openalex.org/W3145296564","doi":"https://doi.org/10.1109/dsd.2007.4341472","title":"Functional Verification of RTL Designs driven by Mutation Testing metrics","display_name":"Functional Verification of RTL Designs driven by Mutation Testing metrics","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W3145296564","doi":"https://doi.org/10.1109/dsd.2007.4341472","mag":"3145296564"},"language":"en","primary_location":{"id":"doi:10.1109/dsd.2007.4341472","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2007.4341472","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054827406","display_name":"Youssef Serrestou","orcid":"https://orcid.org/0000-0002-9748-4560"},"institutions":[{"id":"https://openalex.org/I4210145979","display_name":"Laboratoire de Conception et d'Int\u00e9gration des Syst\u00e8mes","ror":"https://ror.org/04eg25g76","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I4210145979","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Youssef Serrestou","raw_affiliation_strings":["LCIS/INPG, Valence, France"],"affiliations":[{"raw_affiliation_string":"LCIS/INPG, Valence, France","institution_ids":["https://openalex.org/I4210145979"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5114736139","display_name":"Vincent Beroulle Chantal Robach","orcid":null},"institutions":[{"id":"https://openalex.org/I4210145979","display_name":"Laboratoire de Conception et d'Int\u00e9gration des Syst\u00e8mes","ror":"https://ror.org/04eg25g76","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I4210145979","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Vincent Beroulle Chantal Robach","raw_affiliation_strings":["LCIS/INPG, Valence, France"],"affiliations":[{"raw_affiliation_string":"LCIS/INPG, Valence, France","institution_ids":["https://openalex.org/I4210145979"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5054827406"],"corresponding_institution_ids":["https://openalex.org/I4210145979"],"apc_list":null,"apc_paid":null,"fwci":0.36596488,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.69954128,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"222","last_page":"227"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7480863928794861},{"id":"https://openalex.org/keywords/mutation-testing","display_name":"Mutation testing","score":0.6286224722862244},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6108275651931763},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5656706094741821},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5151585340499878},{"id":"https://openalex.org/keywords/mutation","display_name":"Mutation","score":0.4881478250026703},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.46804380416870117},{"id":"https://openalex.org/keywords/quality","display_name":"Quality (philosophy)","score":0.4643217921257019},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.456623911857605},{"id":"https://openalex.org/keywords/code-coverage","display_name":"Code coverage","score":0.45603856444358826},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.4296156167984009},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.36677664518356323},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.26054927706718445},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2528703808784485},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2385827898979187},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.16988223791122437},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.15025031566619873},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.14050501585006714},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11747786402702332}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7480863928794861},{"id":"https://openalex.org/C163565370","wikidata":"https://www.wikidata.org/wiki/Q4308623","display_name":"Mutation testing","level":4,"score":0.6286224722862244},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6108275651931763},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5656706094741821},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5151585340499878},{"id":"https://openalex.org/C501734568","wikidata":"https://www.wikidata.org/wiki/Q42918","display_name":"Mutation","level":3,"score":0.4881478250026703},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.46804380416870117},{"id":"https://openalex.org/C2779530757","wikidata":"https://www.wikidata.org/wiki/Q1207505","display_name":"Quality (philosophy)","level":2,"score":0.4643217921257019},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.456623911857605},{"id":"https://openalex.org/C53942775","wikidata":"https://www.wikidata.org/wiki/Q1211721","display_name":"Code coverage","level":3,"score":0.45603856444358826},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.4296156167984009},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.36677664518356323},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.26054927706718445},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2528703808784485},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2385827898979187},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.16988223791122437},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.15025031566619873},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.14050501585006714},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11747786402702332},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dsd.2007.4341472","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2007.4341472","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-00254470v1","is_oa":false,"landing_page_url":"https://hal.science/hal-00254470","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools, 2007. DSD 2007., Aug 2007, Lubeck, Germany. pp.222-227, ⟨10.1109/DSD.2007.4341472⟩","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1567503821","https://openalex.org/W1751300721","https://openalex.org/W2120552859","https://openalex.org/W2123843480","https://openalex.org/W2124547854","https://openalex.org/W2124618076","https://openalex.org/W2146408397","https://openalex.org/W4231094835","https://openalex.org/W4232177410","https://openalex.org/W6633862604","https://openalex.org/W6637678485","https://openalex.org/W6678581545","https://openalex.org/W6684534873","https://openalex.org/W6812689727","https://openalex.org/W7014755285"],"related_works":["https://openalex.org/W2105593427","https://openalex.org/W3120172095","https://openalex.org/W2118572231","https://openalex.org/W2106507440","https://openalex.org/W2108860137","https://openalex.org/W3209085687","https://openalex.org/W2125238773","https://openalex.org/W2153955347","https://openalex.org/W2533078207","https://openalex.org/W1928822090"],"abstract_inverted_index":{"International":[0],"audience":[1]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}