{"id":"https://openalex.org/W4232024924","doi":"https://doi.org/10.1109/dsd.2007.4341462","title":"A Run-Time Scheduling Framework for a Reconfigurable Hardware Emulator","display_name":"A Run-Time Scheduling Framework for a Reconfigurable Hardware Emulator","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W4232024924","doi":"https://doi.org/10.1109/dsd.2007.4341462"},"language":"en","primary_location":{"id":"doi:10.1109/dsd.2007.4341462","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2007.4341462","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030696163","display_name":"R. Beckert","orcid":null},"institutions":[{"id":"https://openalex.org/I4210095661","display_name":"Fraunhofer Institute for Integrated Circuits IIS, Division Engineering of Adaptive Systems EAS","ror":"https://ror.org/00s5yp124","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210095661","https://openalex.org/I4210124274","https://openalex.org/I4923324"]},{"id":"https://openalex.org/I4210124274","display_name":"Fraunhofer Institute for Integrated Circuits","ror":"https://ror.org/024ape423","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210124274","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"R. Beckert","raw_affiliation_strings":["Fraunhofer IIS, Design Automation Division","Design Automation Division, Fraunhofer IIS, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fraunhofer IIS, Design Automation Division","institution_ids":["https://openalex.org/I4210124274"]},{"raw_affiliation_string":"Design Automation Division, Fraunhofer IIS, Dresden, Germany","institution_ids":["https://openalex.org/I4210095661"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018380606","display_name":"T. Fuchs","orcid":null},"institutions":[{"id":"https://openalex.org/I4210095661","display_name":"Fraunhofer Institute for Integrated Circuits IIS, Division Engineering of Adaptive Systems EAS","ror":"https://ror.org/00s5yp124","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210095661","https://openalex.org/I4210124274","https://openalex.org/I4923324"]},{"id":"https://openalex.org/I4210124274","display_name":"Fraunhofer Institute for Integrated Circuits","ror":"https://ror.org/024ape423","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210124274","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"T. Fuchs","raw_affiliation_strings":["Fraunhofer IIS, Design Automation Division","Design Automation Division, Fraunhofer IIS, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fraunhofer IIS, Design Automation Division","institution_ids":["https://openalex.org/I4210124274"]},{"raw_affiliation_string":"Design Automation Division, Fraunhofer IIS, Dresden, Germany","institution_ids":["https://openalex.org/I4210095661"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036649431","display_name":"St. Ruelke","orcid":null},"institutions":[{"id":"https://openalex.org/I4210095661","display_name":"Fraunhofer Institute for Integrated Circuits IIS, Division Engineering of Adaptive Systems EAS","ror":"https://ror.org/00s5yp124","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210095661","https://openalex.org/I4210124274","https://openalex.org/I4923324"]},{"id":"https://openalex.org/I4210124274","display_name":"Fraunhofer Institute for Integrated Circuits","ror":"https://ror.org/024ape423","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210124274","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"St. Ruelke","raw_affiliation_strings":["Fraunhofer IIS, Design Automation Division","Design Automation Division, Fraunhofer IIS, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fraunhofer IIS, Design Automation Division","institution_ids":["https://openalex.org/I4210124274"]},{"raw_affiliation_string":"Design Automation Division, Fraunhofer IIS, Dresden, Germany","institution_ids":["https://openalex.org/I4210095661"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010604441","display_name":"Wolf\u2010Dietrich Hardt","orcid":"https://orcid.org/0000-0002-9892-6420"},"institutions":[{"id":"https://openalex.org/I2610724","display_name":"Chemnitz University of Technology","ror":"https://ror.org/00a208s56","country_code":"DE","type":"education","lineage":["https://openalex.org/I2610724"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"W. Hardt","raw_affiliation_strings":["Chemnitz University of Technology","Chemnitz University of Technology, Chemnitz, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chemnitz University of Technology","institution_ids":["https://openalex.org/I2610724"]},{"raw_affiliation_string":"Chemnitz University of Technology, Chemnitz, Germany","institution_ids":["https://openalex.org/I2610724"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.35947212,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"147","last_page":"150"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.8135609030723572},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7708120346069336},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7446258664131165},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.733651876449585},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.723591685295105},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6218506693840027},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4714566171169281},{"id":"https://openalex.org/keywords/dynamic-priority-scheduling","display_name":"Dynamic priority scheduling","score":0.44467923045158386},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3785167634487152},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.36315006017684937},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.23025667667388916},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.13444507122039795},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11318323016166687}],"concepts":[{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.8135609030723572},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7708120346069336},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7446258664131165},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.733651876449585},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.723591685295105},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6218506693840027},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4714566171169281},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.44467923045158386},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3785167634487152},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.36315006017684937},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.23025667667388916},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.13444507122039795},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11318323016166687},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/dsd.2007.4341462","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2007.4341462","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","raw_type":"proceedings-article"},{"id":"pmh:oai:fraunhofer.de:N-66325","is_oa":false,"landing_page_url":"http://publica.fraunhofer.de/documents/N-66325.html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400801","display_name":"Publikationsdatenbank der Fraunhofer-Gesellschaft (Fraunhofer-Gesellschaft)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4923324","host_organization_name":"Fraunhofer-Gesellschaft","host_organization_lineage":["https://openalex.org/I4923324"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Fraunhofer EAS","raw_type":"Conference Paper"},{"id":"pmh:oai:publica.fraunhofer.de:publica/355418","is_oa":false,"landing_page_url":"https://publica.fraunhofer.de/handle/publica/355418","pdf_url":null,"source":{"id":"https://openalex.org/S4306400318","display_name":"Fraunhofer-Publica (Fraunhofer-Gesellschaft)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4923324","host_organization_name":"Fraunhofer-Gesellschaft","host_organization_lineage":["https://openalex.org/I4923324"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference paper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2022429110","https://openalex.org/W2104860025","https://openalex.org/W4233940363","https://openalex.org/W4240447695"],"related_works":["https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2797161794","https://openalex.org/W2096938998","https://openalex.org/W1760305469","https://openalex.org/W2340647897","https://openalex.org/W2808484818","https://openalex.org/W1574948540","https://openalex.org/W275424163"],"abstract_inverted_index":{"Dynamic":[0],"run-time":[1,70,116],"scheduling":[2,30,40],"of":[3,26,49,59,72,88,115,122,126],"design":[4],"modules":[5,52,91],"in":[6,20],"partial":[7],"reconfigurable":[8],"(pRTR)":[9],"platforms":[10],"have":[11],"recently":[12],"become":[13],"an":[14,36,119],"active":[15],"area.":[16],"The":[17,75,109],"pRTR":[18],"integration":[19],"System-on-Chips":[21],"depends":[22],"on":[23,84,100],"the":[24,27,31,63,69,73,81,85,89,106,123,127],"efficiency":[25],"technique":[28,41],"for":[29,42,77],"modules.":[32,74],"In":[33,47],"this":[34],"paper,":[35],"event":[37],"based":[38,95],"dynamic":[39],"hardware":[43],"emulation":[44],"is":[45,65],"proposed.":[46],"consideration":[48],"given":[50],"functional":[51,90],"(e.g.":[53],"controller,":[54],"signal":[55],"processing":[56],"parts,":[57],"memory)":[58],"a":[60,101,112],"Design-under-Test":[61],"(DuT),":[62],"emulator":[64,82,97],"directly":[66],"scheduled":[67],"by":[68],"behavior":[71],"events":[76],"controlling":[78],"and":[79,118],"reconfiguring":[80],"depend":[83],"communication":[86],"activity":[87],"itself.":[92],"A":[93],"HW/SW":[94],"generic":[96],"environment":[98],"implemented":[99],"state-of-the-art":[102],"FPGA":[103,124],"platform":[104],"controls":[105],"reconfiguration":[107],"sequence.":[108],"benefits":[110],"are":[111],"decreasing":[113],"number":[114],"reconfigurations":[117],"improved":[120],"utilization":[121],"resources":[125],"emulator.":[128]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}