{"id":"https://openalex.org/W3147287598","doi":"https://doi.org/10.1109/dsd.2007.4341453","title":"Experiences with a FPGA-based Reed/Solomon Encoding Coprocessor","display_name":"Experiences with a FPGA-based Reed/Solomon Encoding Coprocessor","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W3147287598","doi":"https://doi.org/10.1109/dsd.2007.4341453","mag":"3147287598"},"language":"en","primary_location":{"id":"doi:10.1109/dsd.2007.4341453","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2007.4341453","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076089787","display_name":"Volker Hampel","orcid":null},"institutions":[{"id":"https://openalex.org/I9341345","display_name":"University of L\u00fcbeck","ror":"https://ror.org/00t3r8h32","country_code":"DE","type":"education","lineage":["https://openalex.org/I9341345"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Volker Hampel","raw_affiliation_strings":["Institute of Computer Engineering, University of L\u00fcbeck, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Computer Engineering, University of L\u00fcbeck, Germany","institution_ids":["https://openalex.org/I9341345"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022648893","display_name":"Peter Sobe","orcid":"https://orcid.org/0009-0007-3790-802X"},"institutions":[{"id":"https://openalex.org/I9341345","display_name":"University of L\u00fcbeck","ror":"https://ror.org/00t3r8h32","country_code":"DE","type":"education","lineage":["https://openalex.org/I9341345"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Peter Sobe","raw_affiliation_strings":["Institute of Computer Engineering, University of L\u00fcbeck, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Computer Engineering, University of L\u00fcbeck, Germany","institution_ids":["https://openalex.org/I9341345"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047630768","display_name":"Erik Maehle","orcid":null},"institutions":[{"id":"https://openalex.org/I9341345","display_name":"University of L\u00fcbeck","ror":"https://ror.org/00t3r8h32","country_code":"DE","type":"education","lineage":["https://openalex.org/I9341345"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Erik Maehle","raw_affiliation_strings":["Institute of Computer Engineering, University of L\u00fcbeck, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Computer Engineering, University of L\u00fcbeck, Germany","institution_ids":["https://openalex.org/I9341345"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5076089787"],"corresponding_institution_ids":["https://openalex.org/I9341345"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.44331051,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"77","last_page":"84"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.9609419703483582},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8089988231658936},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7592806816101074},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5904847383499146},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.5874300599098206},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5125260353088379},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.48813900351524353},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4733298420906067},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4624825417995453},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.46036067605018616},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4591035842895508},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44485822319984436},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4014109671115875},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2520279288291931},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08659815788269043},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07030943036079407},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.06944656372070312}],"concepts":[{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.9609419703483582},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8089988231658936},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7592806816101074},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5904847383499146},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.5874300599098206},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5125260353088379},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.48813900351524353},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4733298420906067},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4624825417995453},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.46036067605018616},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4591035842895508},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44485822319984436},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4014109671115875},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2520279288291931},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08659815788269043},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07030943036079407},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.06944656372070312},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dsd.2007.4341453","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2007.4341453","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W25727798","https://openalex.org/W1889089356","https://openalex.org/W1967380110","https://openalex.org/W1980101988","https://openalex.org/W2051606425","https://openalex.org/W2139813613","https://openalex.org/W2156621183","https://openalex.org/W2163198250","https://openalex.org/W2895335898","https://openalex.org/W3139813284","https://openalex.org/W4254859371","https://openalex.org/W6755186836"],"related_works":["https://openalex.org/W2137567370","https://openalex.org/W1988690899","https://openalex.org/W2960588451","https://openalex.org/W2120447654","https://openalex.org/W2977179488","https://openalex.org/W2144453115","https://openalex.org/W1828767204","https://openalex.org/W2443879470","https://openalex.org/W4317103709","https://openalex.org/W4301373716"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3],"present":[4],"an":[5],"implementation":[6],"of":[7,32,64,69,93],"a":[8,16,40,101],"Reed/Solomon":[9],"(R/S)":[10],"coprocessor":[11,28,66],"to":[12,35,60,100],"be":[13,36],"used":[14],"on":[15,39,53],"hybrid":[17],"computing":[18],"system,":[19],"which":[20],"combines":[21],"general":[22],"purpose":[23],"CPUs":[24],"with":[25],"FPGAs.":[26],"The":[27],"accelerates":[29],"the":[30,54,62,65,74,91,94],"encoding":[31,82,97],"user":[33],"data":[34],"stored":[37],"block-wise":[38],"distributed,":[41],"failure":[42],"tolerant":[43],"storage":[44],"system.":[45,104],"We":[46],"document":[47],"design":[48],"constraints":[49],"and":[50,73,86],"their":[51],"impact":[52],"resulting":[55],"architecture.":[56],"Measurements":[57],"are":[58,84],"presented":[59,85],"characterize":[61],"performance":[63,92],"in":[67],"terms":[68],"computation":[70],"bandwidth,":[71],"latency,":[72],"hardware-software":[75],"interaction.":[76],"For":[77],"comparison,":[78],"software":[79,102],"based":[80,103],"R/S":[81],"implementations":[83],"evaluated":[87],"as":[88],"well.":[89],"Finally,":[90],"hardware":[95],"accelerated":[96],"is":[98],"compared":[99]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}