{"id":"https://openalex.org/W3139758121","doi":"https://doi.org/10.1109/dsd.2007.4341447","title":"A FPGA Optimised Digital Real-Time Mutichannel Correlator Architecture","display_name":"A FPGA Optimised Digital Real-Time Mutichannel Correlator Architecture","publication_year":2007,"publication_date":"2007-08-01","ids":{"openalex":"https://openalex.org/W3139758121","doi":"https://doi.org/10.1109/dsd.2007.4341447","mag":"3139758121"},"language":"en","primary_location":{"id":"doi:10.1109/dsd.2007.4341447","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2007.4341447","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069156533","display_name":"C. Jakob","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"C. Jakob","raw_affiliation_strings":["School of Electronic and Communications Engineering, Dublin Institute of Technology, Ireland"],"affiliations":[{"raw_affiliation_string":"School of Electronic and Communications Engineering, Dublin Institute of Technology, Ireland","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034765647","display_name":"Andreas Schwarzbacher","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Th. Schwarzbacher","raw_affiliation_strings":["School of Electronic and Communications Engineering, Dublin Institute of Technology, Ireland"],"affiliations":[{"raw_affiliation_string":"School of Electronic and Communications Engineering, Dublin Institute of Technology, Ireland","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045653855","display_name":"B. Hoppe","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"B. Hoppe","raw_affiliation_strings":["Department of Computer Science, University of Applied Science Darmstadt, Langen, Germany"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Applied Science Darmstadt, Langen, Germany","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017014430","display_name":"Robert Peters","orcid":"https://orcid.org/0000-0002-0036-9460"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R. Peters","raw_affiliation_strings":["R&D, ALV-GmbH, Langen, Germany"],"affiliations":[{"raw_affiliation_string":"R&D, ALV-GmbH, Langen, Germany","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5069156533"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2611,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.66198813,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"77","issue":null,"first_page":"35","last_page":"42"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11301","display_name":"Advanced Surface Polishing Techniques","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11301","display_name":"Advanced Surface Polishing Techniques","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10412","display_name":"Microfluidic and Capillary Electrophoresis Applications","score":0.991599977016449,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7947854399681091},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6555830240249634},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.471131294965744},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.43341416120529175},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4332689940929413},{"id":"https://openalex.org/keywords/diffusion","display_name":"Diffusion","score":0.42557844519615173},{"id":"https://openalex.org/keywords/tracking","display_name":"Tracking (education)","score":0.4182838201522827},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32584771513938904},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10179588198661804},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09351348876953125}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7947854399681091},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6555830240249634},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.471131294965744},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43341416120529175},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4332689940929413},{"id":"https://openalex.org/C69357855","wikidata":"https://www.wikidata.org/wiki/Q163214","display_name":"Diffusion","level":2,"score":0.42557844519615173},{"id":"https://openalex.org/C2775936607","wikidata":"https://www.wikidata.org/wiki/Q466845","display_name":"Tracking (education)","level":2,"score":0.4182838201522827},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32584771513938904},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10179588198661804},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09351348876953125},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C19417346","wikidata":"https://www.wikidata.org/wiki/Q7922","display_name":"Pedagogy","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dsd.2007.4341447","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2007.4341447","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.49000000953674316}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1484798045","https://openalex.org/W1609591805","https://openalex.org/W1634384702","https://openalex.org/W2035462222","https://openalex.org/W2104647192","https://openalex.org/W2200730500","https://openalex.org/W2488606808","https://openalex.org/W2911653961","https://openalex.org/W6630133422"],"related_works":["https://openalex.org/W3094426418","https://openalex.org/W2373066471","https://openalex.org/W1508811950","https://openalex.org/W4366380722","https://openalex.org/W2380210889","https://openalex.org/W2379107344","https://openalex.org/W2350474477","https://openalex.org/W2390763046","https://openalex.org/W2987062793","https://openalex.org/W2141458065"],"abstract_inverted_index":{"Digital":[0],"correlation":[1,7],"techniques":[2],"are":[3],"used":[4],"in":[5,28],"photon":[6],"spectroscopy":[8],"(PCS)":[9],"experiments":[10],"to":[11,70,103],"gain":[12],"information":[13],"about":[14],"the":[15,20,65,88,92,99],"diffusion":[16],"coefficient":[17],"and":[18,22,111],"thereby":[19],"size":[21],"distribution":[23],"of":[24,68],"submicron":[25],"particle":[26],"structures":[27],"fluid":[29],"media.":[30],"A":[31,51],"new":[32],"multichannel":[33],"single":[34],"chip":[35],"correlator":[36,94],"architecture":[37],"has":[38],"been":[39],"developed,":[40],"implemented":[41],"on":[42],"a":[43,47,57,76],"FPGA":[44],"device":[45],"as":[46,96,98],"HW/SW":[48,100],"partitioned":[49],"system.":[50],"fast":[52],"hardware":[53,60],"front-end":[54],"combined":[55],"with":[56,75],"highly":[58],"optimised,":[59],"accelerated":[61],"softcore":[62],"processor":[63],"allows":[64],"simultaneous":[66],"processing":[67],"up":[69],"32":[71],"input":[72],"channels,":[73],"each":[74],"time":[77],"dynamic":[78],"range":[79],"10":[80],"<sup":[81],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[82],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">13</sup>":[83],".":[84],"This":[85],"paper":[86],"outlines":[87],"fundamental":[89],"algorithmic":[90],"concepts,":[91],"actual":[93],"implementation":[95],"well":[97],"design":[101],"consideration":[102],"find":[104],"an":[105],"optimal":[106],"trade-off":[107],"between":[108],"system":[109],"resources":[110],"application":[112],"requirements.":[113]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}