{"id":"https://openalex.org/W4233518356","doi":"https://doi.org/10.1109/dsd.2004.1333337","title":"A threshold logic synthesis tool for RTD circuits","display_name":"A threshold logic synthesis tool for RTD circuits","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W4233518356","doi":"https://doi.org/10.1109/dsd.2004.1333337"},"language":"en","primary_location":{"id":"doi:10.1109/dsd.2004.1333337","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2004.1333337","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Euromicro Symposium on Digital System Design, 2004. DSD 2004.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031060766","display_name":"M.J. Avedillo","orcid":"https://orcid.org/0000-0002-8345-8441"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"M.J. Avedillo","raw_affiliation_strings":["Instituto de Microelectr\u00f3nica de Sevilla, CNM, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla, CNM, Spain","institution_ids":["https://openalex.org/I4210104545"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5114376210","display_name":"J.M. Quintana","orcid":"https://orcid.org/0000-0003-1479-0050"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J.M. Quintana","raw_affiliation_strings":["Instituto de Microelectr\u00f3nica de Sevilla, CNM, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla, CNM, Spain","institution_ids":["https://openalex.org/I4210104545"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.6953,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.85444488,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"624","last_page":"627"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6881523132324219},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6436084508895874},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6197246313095093},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5854296088218689},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5330613255500793},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.49437618255615234},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.48926684260368347},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.47492581605911255},{"id":"https://openalex.org/keywords/generalization","display_name":"Generalization","score":0.4713572859764099},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35525572299957275},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2878182530403137},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2617512345314026},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.259574830532074},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15428972244262695}],"concepts":[{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6881523132324219},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6436084508895874},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6197246313095093},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5854296088218689},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5330613255500793},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.49437618255615234},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.48926684260368347},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.47492581605911255},{"id":"https://openalex.org/C177148314","wikidata":"https://www.wikidata.org/wiki/Q170084","display_name":"Generalization","level":2,"score":0.4713572859764099},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35525572299957275},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2878182530403137},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2617512345314026},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.259574830532074},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15428972244262695},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dsd.2004.1333337","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2004.1333337","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Euromicro Symposium on Digital System Design, 2004. DSD 2004.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.109.4649","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.109.4649","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.imse.cnm.es/~josem/ZPubs/DSD04.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7400000095367432,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1511688816","https://openalex.org/W2017624429","https://openalex.org/W2080267935","https://openalex.org/W2108860940","https://openalex.org/W2110715393","https://openalex.org/W2128703045","https://openalex.org/W2128725931","https://openalex.org/W2137108108","https://openalex.org/W4255566478"],"related_works":["https://openalex.org/W2029162371","https://openalex.org/W2347708070","https://openalex.org/W1966764473","https://openalex.org/W2098419840","https://openalex.org/W2526300902","https://openalex.org/W2121963733","https://openalex.org/W1977171228","https://openalex.org/W2170504327","https://openalex.org/W2766377030","https://openalex.org/W4249951793"],"abstract_inverted_index":{"Functional":[0],"devices":[1],"and":[2,95,122],"circuits":[3,125],"based":[4],"on":[5],"resonant":[6],"tunneling":[7],"diodes":[8],"(RTD)":[9],"are":[10,63,74,126],"receiving":[11],"much":[12],"attention":[13],"since":[14],"they":[15,54],"allow":[16],"high":[17],"speed":[18],"and/or":[19],"low":[20],"power":[21],"operation.":[22],"RTDs":[23],"exhibit":[24],"a":[25,44,64],"negative":[26],"differential":[27],"resistance":[28],"in":[29,47,82],"their":[30],"current-voltage":[31],"characteristic":[32],"which":[33,62],"can":[34],"be":[35],"exploited":[36],"to":[37,49,57,76,84,92,104],"significantly":[38],"increase":[39],"the":[40,86,93,105],"functionality":[41],"implemented":[42],"by":[43],"single":[45],"gate":[46],"comparison":[48],"other":[50],"technologies.":[51],"In":[52],"particular,":[53],"have":[55],"proven":[56],"efficiently":[58],"implement":[59],"threshold":[60,111],"gates":[61,112],"generalization":[65],"of":[66,88,108,110],"conventional":[67],"Boolean":[68],"gates.":[69],"Suitable":[70],"logic":[71,120],"synthesis":[72],"tools":[73],"required":[75],"handle":[77],"these":[78],"complex":[79],"building":[80],"blocks":[81],"order":[83],"translate":[85],"advantages":[87],"this":[89],"emergent":[90],"technology":[91],"circuit":[94],"system":[96],"levels.":[97],"This":[98],"paper":[99],"describes":[100],"an":[101],"efficient":[102],"approach":[103],"automatic":[106],"design":[107],"networks":[109],"from":[113],"functional":[114],"specifications.":[115],"Results":[116],"for":[117],"widely":[118],"used":[119],"functions":[121],"standard":[123],"benchmark":[124],"reported.":[127]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}