{"id":"https://openalex.org/W2054372822","doi":"https://doi.org/10.1109/dsd.2004.1333332","title":"Implementation of multiple-valued flip-flips using pass transistor logic [flip-flips read flip-flops]","display_name":"Implementation of multiple-valued flip-flips using pass transistor logic [flip-flips read flip-flops]","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W2054372822","doi":"https://doi.org/10.1109/dsd.2004.1333332","mag":"2054372822"},"language":"en","primary_location":{"id":"doi:10.1109/dsd.2004.1333332","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2004.1333332","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Euromicro Symposium on Digital System Design, 2004. DSD 2004.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108224682","display_name":"Hafiz Md. Hasan Babu","orcid":"https://orcid.org/0009-0003-2507-0400"},"institutions":[{"id":"https://openalex.org/I205746353","display_name":"University of Dhaka","ror":"https://ror.org/05wv2vq37","country_code":"BD","type":"education","lineage":["https://openalex.org/I205746353"]}],"countries":["BD"],"is_corresponding":true,"raw_author_name":"H.M.H. Babu","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Dhaka, Bangladesh","Department of Computer Science and Engineering, Dhaka University, Bangladesh"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Dhaka, Bangladesh","institution_ids":["https://openalex.org/I205746353"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, Dhaka University, Bangladesh","institution_ids":["https://openalex.org/I205746353"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039016379","display_name":"Moinul Zaber","orcid":"https://orcid.org/0000-0002-4736-7198"},"institutions":[{"id":"https://openalex.org/I205746353","display_name":"University of Dhaka","ror":"https://ror.org/05wv2vq37","country_code":"BD","type":"education","lineage":["https://openalex.org/I205746353"]}],"countries":["BD"],"is_corresponding":false,"raw_author_name":"M.I. Zaber","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Dhaka, Bangladesh","Department of Computer Science and Engineering, Dhaka University, Bangladesh"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Dhaka, Bangladesh","institution_ids":["https://openalex.org/I205746353"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, Dhaka University, Bangladesh","institution_ids":["https://openalex.org/I205746353"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101472405","display_name":"Muhammad Mahbubur Rahman","orcid":"https://orcid.org/0009-0004-2081-1473"},"institutions":[{"id":"https://openalex.org/I205746353","display_name":"University of Dhaka","ror":"https://ror.org/05wv2vq37","country_code":"BD","type":"education","lineage":["https://openalex.org/I205746353"]}],"countries":["BD"],"is_corresponding":false,"raw_author_name":"M.M. Rahman","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Dhaka, Bangladesh","Department of Computer Science and Engineering, Dhaka University, Bangladesh"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Dhaka, Bangladesh","institution_ids":["https://openalex.org/I205746353"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, Dhaka University, Bangladesh","institution_ids":["https://openalex.org/I205746353"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100714271","display_name":"Md. Rafiqul Islam","orcid":"https://orcid.org/0000-0002-8129-8368"},"institutions":[{"id":"https://openalex.org/I205746353","display_name":"University of Dhaka","ror":"https://ror.org/05wv2vq37","country_code":"BD","type":"education","lineage":["https://openalex.org/I205746353"]}],"countries":["BD"],"is_corresponding":false,"raw_author_name":"M.R. Islam","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Dhaka, Bangladesh","Department of Computer Science and Engineering, Dhaka University, Bangladesh"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Dhaka, Bangladesh","institution_ids":["https://openalex.org/I205746353"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, Dhaka University, Bangladesh","institution_ids":["https://openalex.org/I205746353"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5108224682"],"corresponding_institution_ids":["https://openalex.org/I205746353"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.13200915,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"25","issue":null,"first_page":"603","last_page":"606"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6447853446006775},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6385971307754517},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5834342241287231},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.5754044055938721},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5692678689956665},{"id":"https://openalex.org/keywords/transistor-count","display_name":"Transistor count","score":0.5662089586257935},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5525993704795837},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.5347399115562439},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5191161632537842},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.5166606903076172},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5015945434570312},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5003440380096436},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4836222231388092},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.470628023147583},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.4672876000404358},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.4156922399997711},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.30242228507995605},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.28124135732650757},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.27143988013267517},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2263835370540619},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19780269265174866},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.16585618257522583},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13036584854125977},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10714259743690491},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.07228437066078186}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6447853446006775},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6385971307754517},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5834342241287231},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.5754044055938721},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5692678689956665},{"id":"https://openalex.org/C196320899","wikidata":"https://www.wikidata.org/wiki/Q2623746","display_name":"Transistor count","level":4,"score":0.5662089586257935},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5525993704795837},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.5347399115562439},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5191161632537842},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.5166606903076172},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5015945434570312},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5003440380096436},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4836222231388092},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.470628023147583},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.4672876000404358},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.4156922399997711},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.30242228507995605},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.28124135732650757},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.27143988013267517},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2263835370540619},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19780269265174866},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.16585618257522583},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13036584854125977},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10714259743690491},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.07228437066078186},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dsd.2004.1333332","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2004.1333332","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Euromicro Symposium on Digital System Design, 2004. DSD 2004.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.46000000834465027,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2262031297","https://openalex.org/W2047694997","https://openalex.org/W2020161494","https://openalex.org/W2045056374","https://openalex.org/W2566930948","https://openalex.org/W2298981088","https://openalex.org/W2733322820","https://openalex.org/W2895902477","https://openalex.org/W1979755346","https://openalex.org/W4247249723"],"abstract_inverted_index":{"This":[0,80],"paper":[1],"presents":[2],"the":[3,86],"realization":[4],"of":[5,14,28,69],"multiple-valued":[6],"flip-flops":[7],"(MVFF)":[8],"using":[9,117],"pass":[10,48,72],"transistor":[11],"logic.":[12,36,121],"Realization":[13],"MVFF":[15,45,95,99],"has":[16],"been":[17],"discussed":[18],"by":[19,47],"many":[20],"authors.":[21],"The":[22],"existing":[23,115],"techniques":[24,43,116],"are":[25],"mainly":[26],"extensions":[27],"binary":[29],"flip-flops,":[30],"based":[31],"on":[32],"CMOS":[33,58],"or":[34,119],"TTL":[35,120],"We":[37,63],"propose":[38],"here,":[39],"two":[40],"different":[41],"design":[42,88],"for":[44,59,90,104],"realized":[46],"transistors,":[49],"which":[50,74],"can":[51,101],"be":[52,102],"a":[53,66],"promising":[54],"alternative":[55],"to":[56],"static":[57],"deep":[60],"sub-micron":[61],"design.":[62,96],"have":[64],"introduced":[65],"circuit":[67,82],"consisting":[68],"multiple":[70],"valued":[71],"transistors":[73],"we":[75],"call":[76],"'logical":[77],"sum":[78],"circuit'.":[79],"particular":[81],"is":[83],"used":[84],"as":[85],"elementary":[87],"component":[89,110],"our":[91],"second":[92],"approach":[93],"in":[94,112],"Our":[97],"proposed":[98],"circuits":[100],"attractive":[103],"its":[105],"inherent":[106],"lesser":[107],"power":[108],"and":[109],"demands":[111],"comparison":[113],"with":[114],"MOS":[118]},"counts_by_year":[{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}