{"id":"https://openalex.org/W4233118347","doi":"https://doi.org/10.1109/dsd.2004.1333323","title":"An automated methodology for low electromagnetic emissions digital circuits design","display_name":"An automated methodology for low electromagnetic emissions digital circuits design","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W4233118347","doi":"https://doi.org/10.1109/dsd.2004.1333323"},"language":"en","primary_location":{"id":"doi:10.1109/dsd.2004.1333323","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2004.1333323","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Euromicro Symposium on Digital System Design, 2004. DSD 2004.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058096238","display_name":"I. Blunno","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"I. Blunno","raw_affiliation_strings":["Politecnico di Turino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Turino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061062187","display_name":"C. Passerone","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"C. Passerone","raw_affiliation_strings":["Implse Consulting, Marseilles, France"],"affiliations":[{"raw_affiliation_string":"Implse Consulting, Marseilles, France","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065068800","display_name":"G.A. Narboni","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G.A. Narboni","raw_affiliation_strings":["Politecnico di Turino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Turino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5058096238"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":0.3292,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.68157404,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"1497","issue":null,"first_page":"540","last_page":"547"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.6885039806365967},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6536349058151245},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.6244919300079346},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5792068243026733},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.5413873195648193},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5162475109100342},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.4879402816295624},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.47374972701072693},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.457880437374115},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.41428107023239136},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.37991565465927124},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20982429385185242},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.20919203758239746},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.16932952404022217}],"concepts":[{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.6885039806365967},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6536349058151245},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.6244919300079346},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5792068243026733},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.5413873195648193},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5162475109100342},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.4879402816295624},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.47374972701072693},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.457880437374115},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.41428107023239136},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.37991565465927124},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20982429385185242},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.20919203758239746},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.16932952404022217}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dsd.2004.1333323","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2004.1333323","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Euromicro Symposium on Digital System Design, 2004. DSD 2004.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W75156626","https://openalex.org/W631860313","https://openalex.org/W1535560884","https://openalex.org/W1555915743","https://openalex.org/W2115047803","https://openalex.org/W2125983961","https://openalex.org/W2138383709","https://openalex.org/W2169528473","https://openalex.org/W2505968561","https://openalex.org/W4212941882","https://openalex.org/W4238752581","https://openalex.org/W4242987207"],"related_works":["https://openalex.org/W4386968318","https://openalex.org/W2052455055","https://openalex.org/W2090237663","https://openalex.org/W2474747038","https://openalex.org/W2169622190","https://openalex.org/W853533475","https://openalex.org/W2308963021","https://openalex.org/W2615366277","https://openalex.org/W2147595938","https://openalex.org/W2224788396"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3,17],"automated":[4,116],"methodology":[5,186],"for":[6,44,60,105,158],"the":[7,48,56,70,102,130,143,159,167,176,188,208,212],"design":[8,42,117],"of":[9,34,52,66,77,82,95,147,154,162,175,182,201,207,214],"low":[10],"electromagnetic":[11],"emissions":[12,110],"digital":[13],"circuits":[14],"based":[15],"on":[16,90,193],"optimized":[18],"clock":[19,27,160,183],"skew":[20],"scheduling.":[21],"The":[22,74,185],"assumption":[23],"that":[24],"a":[25,35,91,134,148,152,173,179,194,204],"unique":[26],"signal":[28],"must":[29],"reach":[30],"all":[31,40,53],"memory":[32,164],"elements":[33],"circuit":[36,57,168,177],"is":[37,58],"common":[38],"to":[39,132,141,150,171],"standard":[41,126,144],"flows":[43],"synchronous":[45,135],"circuits.":[46,113],"Unfortunately,":[47],"almost":[49],"simultaneous":[50],"switching":[51],"gates":[54],"in":[55,87,111,166,211],"responsible":[59],"very":[61,92],"sharp":[62],"and":[63,79,97,108,128,169,187,219],"narrow":[64],"peaks":[65],"current":[67,84,209],"absorption":[68],"from":[69],"power":[71],"supply":[72],"line.":[73],"consequent":[75],"steepness":[76],"rising":[78],"falling":[80],"edges":[81],"these":[83],"pulses":[85],"results":[86],"significant":[88],"contributions":[89],"wide":[93],"range":[94,213],"frequencies":[96,215],"therefore":[98],"can":[99],"be":[100],"considered":[101],"main":[103],"cause":[104],"both":[106],"conducted":[107],"radiated":[109],"integrated":[112],"A":[114],"fully":[115],"flow":[118],"has":[119],"been":[120,191],"developed":[121],"integrating":[122],"new":[123],"tools":[124,127,138,189],"with":[125,198],"allowing":[129],"designer":[131],"desynchronize":[133],"circuit.":[136],"Our":[137],"are":[139],"able":[140],"read":[142],"delay":[145],"file":[146],"circuit,":[149],"derive":[151],"set":[153],"relative":[155],"timing":[156],"constraints":[157],"inputs":[161],"each":[163],"element":[165],"then":[170],"generate":[172],"partition":[174],"into":[178],"given":[180],"number":[181],"domains.":[184],"have":[190],"tested":[192],"16":[195],"bit":[196],"microprocessor":[197],"5":[199],"stages":[200],"pipeline":[202],"showing":[203],"dramatic":[205],"reduction":[206],"spectrum":[210],"between":[216],"100":[217],"MHz":[218],"1":[220],"GHz.":[221]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}