{"id":"https://openalex.org/W4255041942","doi":"https://doi.org/10.1109/dsd.2004.1333314","title":"Modeling a network processor using object oriented techniques","display_name":"Modeling a network processor using object oriented techniques","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W4255041942","doi":"https://doi.org/10.1109/dsd.2004.1333314"},"language":"en","primary_location":{"id":"doi:10.1109/dsd.2004.1333314","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2004.1333314","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Euromicro Symposium on Digital System Design, 2004. DSD 2004.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004380378","display_name":"L. Noonan","orcid":null},"institutions":[{"id":"https://openalex.org/I230495080","display_name":"University of Limerick","ror":"https://ror.org/00a0n9e72","country_code":"IE","type":"education","lineage":["https://openalex.org/I230495080"]}],"countries":["IE"],"is_corresponding":true,"raw_author_name":"L. Noonan","raw_affiliation_strings":["Department of Electronic and Computer Engineering, University of Limerick, Limerick, IRELAND"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Computer Engineering, University of Limerick, Limerick, IRELAND","institution_ids":["https://openalex.org/I230495080"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5004380378"],"corresponding_institution_ids":["https://openalex.org/I230495080"],"apc_list":null,"apc_paid":null,"fwci":0.5266,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.69998695,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"484","last_page":"490"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11450","display_name":"Model-Driven Software Engineering Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8522763252258301},{"id":"https://openalex.org/keywords/network-processor","display_name":"Network processor","score":0.7589834928512573},{"id":"https://openalex.org/keywords/object-oriented-programming","display_name":"Object-oriented programming","score":0.5918082594871521},{"id":"https://openalex.org/keywords/object","display_name":"Object (grammar)","score":0.5715005993843079},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5014283657073975},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4454793632030487},{"id":"https://openalex.org/keywords/modeling-language","display_name":"Modeling language","score":0.4343802332878113},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35039448738098145},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3429012894630432},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.33480268716812134},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.22440597414970398}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8522763252258301},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.7589834928512573},{"id":"https://openalex.org/C73752529","wikidata":"https://www.wikidata.org/wiki/Q79872","display_name":"Object-oriented programming","level":2,"score":0.5918082594871521},{"id":"https://openalex.org/C2781238097","wikidata":"https://www.wikidata.org/wiki/Q175026","display_name":"Object (grammar)","level":2,"score":0.5715005993843079},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5014283657073975},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4454793632030487},{"id":"https://openalex.org/C179603123","wikidata":"https://www.wikidata.org/wiki/Q1941921","display_name":"Modeling language","level":3,"score":0.4343802332878113},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35039448738098145},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3429012894630432},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.33480268716812134},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.22440597414970398},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dsd.2004.1333314","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2004.1333314","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Euromicro Symposium on Digital System Design, 2004. DSD 2004.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W258022877","https://openalex.org/W1824696333","https://openalex.org/W1988551846"],"related_works":["https://openalex.org/W2418291489","https://openalex.org/W1556003661","https://openalex.org/W3096519538","https://openalex.org/W2744747300","https://openalex.org/W4241166160","https://openalex.org/W2068121105","https://openalex.org/W2384826897","https://openalex.org/W1974983535","https://openalex.org/W2122593349","https://openalex.org/W2117274229"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3,55],"examine":[4,16],"how":[5,25],"a":[6,37],"network":[7,21],"processor":[8,22],"can":[9],"be":[10],"modeled":[11],"using":[12],"object-oriented":[13,27,60],"techniques.":[14],"We":[15],"the":[17,26,48,52,57],"Intel":[18],"IXP":[19,53],"1200":[20],"and":[23,44,66],"discuss":[24],"language":[28],"POOSL":[29],"was":[30],"utilized":[31],"to":[32],"allow":[33],"an":[34],"evaluation":[35],"of":[36,51,59],"system":[38,63],"before":[39],"implementing":[40],"it":[41],"with":[42],"hardware":[43],"software":[45],"components.":[46],"With":[47],"case":[49],"study":[50],"1200,":[54],"illustrate":[56],"suitability":[58],"languages":[61],"for":[62],"level":[64],"modeling":[65],"design":[67],"exploration.":[68]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}