{"id":"https://openalex.org/W4245881136","doi":"https://doi.org/10.1109/dsd.2004.1333297","title":"A high speed FPGA implementation of the Rijndael algorithm","display_name":"A high speed FPGA implementation of the Rijndael algorithm","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W4245881136","doi":"https://doi.org/10.1109/dsd.2004.1333297"},"language":"en","primary_location":{"id":"doi:10.1109/dsd.2004.1333297","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2004.1333297","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Euromicro Symposium on Digital System Design, 2004. DSD 2004.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061441346","display_name":"R. Sever","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"R. Sever","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086733006","display_name":"A.N. Ismailglu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A.N. Ismailglu","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063438742","display_name":"Y.C. Tekmen","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Y.C. Tekmen","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026392619","display_name":"M. Askar","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Askar","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5035061832","display_name":"B. Okcan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"B. Okcan","raw_affiliation_strings":[],"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5061441346"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.3491,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.86206184,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"358","last_page":"362"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7754570841789246},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7232241034507751},{"id":"https://openalex.org/keywords/advanced-encryption-standard","display_name":"Advanced Encryption Standard","score":0.7085649967193604},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.46819007396698},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.46176308393478394},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3606627583503723},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.20310363173484802}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7754570841789246},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7232241034507751},{"id":"https://openalex.org/C94520183","wikidata":"https://www.wikidata.org/wiki/Q190746","display_name":"Advanced Encryption Standard","level":3,"score":0.7085649967193604},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.46819007396698},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.46176308393478394},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3606627583503723},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.20310363173484802}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dsd.2004.1333297","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2004.1333297","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Euromicro Symposium on Digital System Design, 2004. DSD 2004.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1584924409","https://openalex.org/W1770813706","https://openalex.org/W1889993807","https://openalex.org/W2098845600","https://openalex.org/W2101647015","https://openalex.org/W2109970735","https://openalex.org/W2144595681","https://openalex.org/W2147694198","https://openalex.org/W6638113612"],"related_works":["https://openalex.org/W2051487156","https://openalex.org/W2385743990","https://openalex.org/W2350176425","https://openalex.org/W2073681303","https://openalex.org/W1499266877","https://openalex.org/W2111241003","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841"],"abstract_inverted_index":null,"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}