{"id":"https://openalex.org/W4250768215","doi":"https://doi.org/10.1109/dsd.2004.1333274","title":"A parallel VLSI architecture for 1-Gb/s, 2048-b, rate-1/2 turbo Gallager code decoder","display_name":"A parallel VLSI architecture for 1-Gb/s, 2048-b, rate-1/2 turbo Gallager code decoder","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W4250768215","doi":"https://doi.org/10.1109/dsd.2004.1333274"},"language":"en","primary_location":{"id":"doi:10.1109/dsd.2004.1333274","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2004.1333274","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Euromicro Symposium on Digital System Design, 2004. DSD 2004.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010562302","display_name":"P. Ciao","orcid":null},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"P. Ciao","raw_affiliation_strings":["Department of Information Engineering, University of Pisa, Pisa, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Information Engineering, University of Pisa, Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078307012","display_name":"Giulio Colavolpe","orcid":"https://orcid.org/0000-0002-0577-8626"},"institutions":[{"id":"https://openalex.org/I124601658","display_name":"University of Parma","ror":"https://ror.org/02k7wn190","country_code":"IT","type":"education","lineage":["https://openalex.org/I124601658"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G. Colavolpe","raw_affiliation_strings":["Department of Information Engineering, University of Parma, Parma, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Information Engineering, University of Parma, Parma, Italy","institution_ids":["https://openalex.org/I124601658"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046297500","display_name":"Luca Fanucci","orcid":"https://orcid.org/0000-0001-5426-4974"},"institutions":[{"id":"https://openalex.org/I4210155236","display_name":"National Research Council","ror":"https://ror.org/04zaypm56","country_code":"IT","type":"funder","lineage":["https://openalex.org/I4210155236"]},{"id":"https://openalex.org/I4210130157","display_name":"Institute of Informatics and Telematics","ror":"https://ror.org/02gdcn153","country_code":"IT","type":"facility","lineage":["https://openalex.org/I4210130157","https://openalex.org/I4210155236"]},{"id":"https://openalex.org/I4210100607","display_name":"Institute of Electronics, Computer and Telecommunication Engineering","ror":"https://ror.org/00n4jbh84","country_code":"IT","type":"facility","lineage":["https://openalex.org/I4210100607","https://openalex.org/I4210155236"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"L. Fanucci","raw_affiliation_strings":["IEIIT, National Research Council, Pisa, Italy"],"affiliations":[{"raw_affiliation_string":"IEIIT, National Research Council, Pisa, Italy","institution_ids":["https://openalex.org/I4210130157","https://openalex.org/I4210155236","https://openalex.org/I4210100607"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5010562302"],"corresponding_institution_ids":["https://openalex.org/I108290504"],"apc_list":null,"apc_paid":null,"fwci":0.6953,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.78560169,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"174","last_page":"181"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7570356130599976},{"id":"https://openalex.org/keywords/turbo-code","display_name":"Turbo code","score":0.6829455494880676},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6810377240180969},{"id":"https://openalex.org/keywords/soft-decision-decoder","display_name":"Soft-decision decoder","score":0.6063764095306396},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.5866761803627014},{"id":"https://openalex.org/keywords/concatenated-error-correction-code","display_name":"Concatenated error correction code","score":0.46485435962677},{"id":"https://openalex.org/keywords/coding-gain","display_name":"Coding gain","score":0.4627760350704193},{"id":"https://openalex.org/keywords/code-rate","display_name":"Code rate","score":0.4548538029193878},{"id":"https://openalex.org/keywords/turbo-equalizer","display_name":"Turbo equalizer","score":0.453592985868454},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4523882567882538},{"id":"https://openalex.org/keywords/gigabit","display_name":"Gigabit","score":0.44266778230667114},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4190168082714081},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1901504397392273},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.18797361850738525},{"id":"https://openalex.org/keywords/block-code","display_name":"Block code","score":0.11809346079826355},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10456699132919312}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7570356130599976},{"id":"https://openalex.org/C114504821","wikidata":"https://www.wikidata.org/wiki/Q2164281","display_name":"Turbo code","level":3,"score":0.6829455494880676},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6810377240180969},{"id":"https://openalex.org/C185588885","wikidata":"https://www.wikidata.org/wiki/Q7553811","display_name":"Soft-decision decoder","level":3,"score":0.6063764095306396},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.5866761803627014},{"id":"https://openalex.org/C78944582","wikidata":"https://www.wikidata.org/wiki/Q5158264","display_name":"Concatenated error correction code","level":4,"score":0.46485435962677},{"id":"https://openalex.org/C76862118","wikidata":"https://www.wikidata.org/wiki/Q1105671","display_name":"Coding gain","level":3,"score":0.4627760350704193},{"id":"https://openalex.org/C206468330","wikidata":"https://www.wikidata.org/wiki/Q834373","display_name":"Code rate","level":3,"score":0.4548538029193878},{"id":"https://openalex.org/C12232224","wikidata":"https://www.wikidata.org/wiki/Q7853840","display_name":"Turbo equalizer","level":5,"score":0.453592985868454},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4523882567882538},{"id":"https://openalex.org/C21922175","wikidata":"https://www.wikidata.org/wiki/Q3105497","display_name":"Gigabit","level":2,"score":0.44266778230667114},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4190168082714081},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1901504397392273},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.18797361850738525},{"id":"https://openalex.org/C157125643","wikidata":"https://www.wikidata.org/wiki/Q884707","display_name":"Block code","level":3,"score":0.11809346079826355},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10456699132919312},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dsd.2004.1333274","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2004.1333274","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Euromicro Symposium on Digital System Design, 2004. DSD 2004.","raw_type":"proceedings-article"},{"id":"pmh:oai:arpi.unipi.it:11568/84469","is_oa":false,"landing_page_url":"http://hdl.handle.net/11568/84469","pdf_url":null,"source":{"id":"https://openalex.org/S4377196265","display_name":"CINECA IRIS Institutial research information system (University of Pisa)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I108290504","host_organization_name":"University of Pisa","host_organization_lineage":["https://openalex.org/I108290504"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","score":0.41999998688697815,"id":"https://metadata.un.org/sdg/16"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1575655407","https://openalex.org/W2100897935","https://openalex.org/W2102251435","https://openalex.org/W2107301532","https://openalex.org/W2115104320","https://openalex.org/W2121606987","https://openalex.org/W2127490352","https://openalex.org/W2133068391","https://openalex.org/W2140655888","https://openalex.org/W2169732368","https://openalex.org/W4300188436"],"related_works":["https://openalex.org/W2073603976","https://openalex.org/W2122974172","https://openalex.org/W3147431113","https://openalex.org/W2385058773","https://openalex.org/W2115126974","https://openalex.org/W2376116289","https://openalex.org/W2074933278","https://openalex.org/W1673598420","https://openalex.org/W1583152740","https://openalex.org/W2149939685"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,12,70],"2048":[4],"bit,":[5],"rate":[6,31],"1/2":[7],"soft":[8],"decision":[9],"decoder":[10,23,62],"for":[11],"new":[13],"class":[14],"of":[15,60],"codes":[16],"known":[17],"as":[18],"turbo":[19],"Gallager":[20],"codes.":[21],"The":[22],"can":[24],"support":[25],"up":[26,34],"to":[27,35,52],"1":[28],"Gbit/s":[29],"code":[30],"and":[32,46,56],"performs":[33],"48":[36],"decoding":[37],"iteration":[38],"ensuring":[39],"at":[40],"the":[41,54,57,61],"same":[42],"time":[43],"high":[44],"throughput":[45],"good":[47],"coding":[48],"gain.":[49],"In":[50],"order":[51],"evaluate":[53],"performance":[55],"gate":[58],"complexity":[59],"VLSI":[63],"architecture,":[64],"it":[65],"has":[66],"been":[67],"synthesized":[68],"in":[69],"0.18":[71],"/spl":[72],"mu/m":[73],"standard-cell":[74],"CMOS":[75],"technology.":[76]},"counts_by_year":[{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}