{"id":"https://openalex.org/W4235588505","doi":"https://doi.org/10.1109/dsd.2004.1333270","title":"Cost-efficient implementation of adaptive finite state machines","display_name":"Cost-efficient implementation of adaptive finite state machines","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W4235588505","doi":"https://doi.org/10.1109/dsd.2004.1333270"},"language":"en","primary_location":{"id":"doi:10.1109/dsd.2004.1333270","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2004.1333270","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Euromicro Symposium on Digital System Design, 2004. DSD 2004.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008992376","display_name":"M. Boden","orcid":null},"institutions":[{"id":"https://openalex.org/I4210124274","display_name":"Fraunhofer Institute for Integrated Circuits","ror":"https://ror.org/024ape423","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210124274","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"M. Boden","raw_affiliation_strings":["Fraunhofer Institute for Integrated Circuits, Branch Lab Design Automation, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Fraunhofer Institute for Integrated Circuits, Branch Lab Design Automation, Dresden, Germany","institution_ids":["https://openalex.org/I4210124274"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001831950","display_name":"M. Koegst","orcid":null},"institutions":[{"id":"https://openalex.org/I4210124274","display_name":"Fraunhofer Institute for Integrated Circuits","ror":"https://ror.org/024ape423","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210124274","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"M. Koegst","raw_affiliation_strings":["Fraunhofer Institute for Integrated Circuits, Branch Lab Design Automation, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Fraunhofer Institute for Integrated Circuits, Branch Lab Design Automation, Dresden, Germany","institution_ids":["https://openalex.org/I4210124274"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084839177","display_name":"J.L.T. Badia","orcid":null},"institutions":[{"id":"https://openalex.org/I4210124274","display_name":"Fraunhofer Institute for Integrated Circuits","ror":"https://ror.org/024ape423","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210124274","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"J.L.T. Badia","raw_affiliation_strings":["Fraunhofer Inst. for Integrated Circuits, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Fraunhofer Inst. for Integrated Circuits, Dresden, Germany","institution_ids":["https://openalex.org/I4210124274"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011916619","display_name":"S. Rulke","orcid":null},"institutions":[{"id":"https://openalex.org/I4210124274","display_name":"Fraunhofer Institute for Integrated Circuits","ror":"https://ror.org/024ape423","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210124274","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"S. Rulke","raw_affiliation_strings":["Fraunhofer Institute for Integrated Circuits, Branch Lab Design Automation, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Fraunhofer Institute for Integrated Circuits, Branch Lab Design Automation, Dresden, Germany","institution_ids":["https://openalex.org/I4210124274"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5008992376"],"corresponding_institution_ids":["https://openalex.org/I4210124274"],"apc_list":null,"apc_paid":null,"fwci":0.9385,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.83760044,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"144","last_page":"151"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.8134750127792358},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7833579182624817},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7761917114257812},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.6113706231117249},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.5054666996002197},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.4953073561191559},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4778004288673401},{"id":"https://openalex.org/keywords/automaton","display_name":"Automaton","score":0.41910016536712646},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.350833535194397},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.22090786695480347},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.16883191466331482}],"concepts":[{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.8134750127792358},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7833579182624817},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7761917114257812},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.6113706231117249},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.5054666996002197},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.4953073561191559},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4778004288673401},{"id":"https://openalex.org/C112505250","wikidata":"https://www.wikidata.org/wiki/Q787116","display_name":"Automaton","level":2,"score":0.41910016536712646},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.350833535194397},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.22090786695480347},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.16883191466331482}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/dsd.2004.1333270","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2004.1333270","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Euromicro Symposium on Digital System Design, 2004. DSD 2004.","raw_type":"proceedings-article"},{"id":"pmh:oai:fraunhofer.de:N-29707","is_oa":false,"landing_page_url":"http://publica.fraunhofer.de/documents/N-29707.html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400801","display_name":"Publikationsdatenbank der Fraunhofer-Gesellschaft (Fraunhofer-Gesellschaft)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4923324","host_organization_name":"Fraunhofer-Gesellschaft","host_organization_lineage":["https://openalex.org/I4923324"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Fraunhofer IIS","raw_type":"Conference Paper"},{"id":"pmh:oai:publica.fraunhofer.de:publica/346462","is_oa":false,"landing_page_url":"https://publica.fraunhofer.de/handle/publica/346462","pdf_url":null,"source":{"id":"https://openalex.org/S4306400318","display_name":"Fraunhofer-Publica (Fraunhofer-Gesellschaft)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4923324","host_organization_name":"Fraunhofer-Gesellschaft","host_organization_lineage":["https://openalex.org/I4923324"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference paper"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5899999737739563,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1571193250","https://openalex.org/W1594783879","https://openalex.org/W1951832803","https://openalex.org/W2031156810","https://openalex.org/W2115733366","https://openalex.org/W2116345141","https://openalex.org/W2124632616","https://openalex.org/W2142362065","https://openalex.org/W2173785994","https://openalex.org/W4231012690","https://openalex.org/W4233047514","https://openalex.org/W4248152213","https://openalex.org/W6635629768","https://openalex.org/W6643686586","https://openalex.org/W6664274021","https://openalex.org/W6677750074"],"related_works":["https://openalex.org/W2544043553","https://openalex.org/W2546284597","https://openalex.org/W2348562861","https://openalex.org/W2540393334","https://openalex.org/W1983570530","https://openalex.org/W2390042878","https://openalex.org/W2914607376","https://openalex.org/W2062932566","https://openalex.org/W2271847574","https://openalex.org/W2746234147"],"abstract_inverted_index":{"This":[0],"paper":[1],"concerns":[2],"the":[3],"implementation":[4],"of":[5,60],"adaptive":[6],"controllers,":[7],"in":[8,33],"particular":[9],"finite":[10],"state":[11],"machines":[12],"(FSMs)":[13],"that":[14,44],"change":[15],"their":[16],"behavior":[17],"at":[18],"run-time.":[19],"The":[20],"main":[21],"emphasis":[22],"is":[23],"to":[24,35,53],"develop":[25],"a":[26,50,66],"technique":[27],"for":[28],"creating":[29],"very":[30],"dense-coded":[31],"FSMs":[32],"order":[34],"reduce":[36],"SoC":[37],"programming":[38],"cost.":[39],"We":[40],"propose":[41],"an":[42],"approach":[43],"combines":[45],"memory-based":[46],"function":[47],"generators":[48],"with":[49],"programmable":[51],"logic":[52],"achieve":[54],"proper":[55],"results.":[56],"For":[57],"experimental":[58],"tests":[59],"our":[61],"FSM":[62],"core":[63],"we":[64],"utilized":[65],"Xilinx":[67],"Virtex":[68],"FPGA.":[69]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-03-25T13:04:00.132906","created_date":"2025-10-10T00:00:00"}