{"id":"https://openalex.org/W2146879484","doi":"https://doi.org/10.1109/dsd.2003.1231986","title":"Customizable embedded processor architectures","display_name":"Customizable embedded processor architectures","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W2146879484","doi":"https://doi.org/10.1109/dsd.2003.1231986","mag":"2146879484"},"language":"en","primary_location":{"id":"doi:10.1109/dsd.2003.1231986","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2003.1231986","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Euromicro Symposium on Digital System Design, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055465444","display_name":"\u041f. \u041f. \u041f\u0435\u0442\u0440\u043e\u0432","orcid":"https://orcid.org/0000-0001-5551-4963"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"P. Petrov","raw_affiliation_strings":["CSE Department, University of California, San Diego, USA","CSE Dept., California Univ., San Diego, CA, USA"],"affiliations":[{"raw_affiliation_string":"CSE Department, University of California, San Diego, USA","institution_ids":["https://openalex.org/I36258959"]},{"raw_affiliation_string":"CSE Dept., California Univ., San Diego, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006811625","display_name":"Alex Orailo\u011flu","orcid":"https://orcid.org/0000-0002-6104-3923"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Orailoglu","raw_affiliation_strings":["CSE Department, University of California, San Diego, USA","CSE Dept., California Univ., San Diego, CA, USA"],"affiliations":[{"raw_affiliation_string":"CSE Department, University of California, San Diego, USA","institution_ids":["https://openalex.org/I36258959"]},{"raw_affiliation_string":"CSE Dept., California Univ., San Diego, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5055465444"],"corresponding_institution_ids":["https://openalex.org/I36258959"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.21802241,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"468","last_page":"475"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8330469131469727},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.8294169902801514},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.7432189583778381},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6165859699249268},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5784300565719604},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5471261739730835},{"id":"https://openalex.org/keywords/personalization","display_name":"Personalization","score":0.5255247950553894},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4105435013771057},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.27852386236190796}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8330469131469727},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.8294169902801514},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.7432189583778381},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6165859699249268},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5784300565719604},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5471261739730835},{"id":"https://openalex.org/C183003079","wikidata":"https://www.wikidata.org/wiki/Q1000371","display_name":"Personalization","level":2,"score":0.5255247950553894},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4105435013771057},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.27852386236190796},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dsd.2003.1231986","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2003.1231986","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Euromicro Symposium on Digital System Design, 2003. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6200000047683716,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1970454100","https://openalex.org/W2098220211","https://openalex.org/W2100669418","https://openalex.org/W2117285153","https://openalex.org/W2119609467","https://openalex.org/W2124535706","https://openalex.org/W2136748042","https://openalex.org/W2154991407","https://openalex.org/W2168892544","https://openalex.org/W2169263481","https://openalex.org/W3034699553","https://openalex.org/W4243123266","https://openalex.org/W6677504465","https://openalex.org/W6678479812","https://openalex.org/W6680260668","https://openalex.org/W6684795557"],"related_works":["https://openalex.org/W122453572","https://openalex.org/W2057234250","https://openalex.org/W2351011383","https://openalex.org/W4221002079","https://openalex.org/W2162875803","https://openalex.org/W1757458251","https://openalex.org/W2146879484","https://openalex.org/W2141090099","https://openalex.org/W2763248686","https://openalex.org/W2045325972"],"abstract_inverted_index":{"In":[0],"this":[1,97],"paper,":[2],"we":[3,81],"present":[4,50,82],"a":[5,51,63],"framework":[6],"for":[7,11,62,72],"dynamic":[8],"application":[9,24,78],"customization":[10],"high-performance":[12],"and":[13,30,45,58,80],"low-power":[14],"embedded":[15,99],"processors.":[16],"The":[17],"proposed":[18],"architecture":[19],"is":[20],"capable":[21],"of":[22,35,75,86,96],"utilizing":[23],"information":[25],"to":[26],"boost":[27],"the":[28,32,36,46,69,76,83,87,94],"performance":[29],"lower":[31],"power":[33],"consumption":[34],"most":[37],"important":[38],"microarchitectural":[39],"components":[40],"such":[41],"as":[42],"instruction/data":[43],"caches":[44],"memory":[47],"subsystem.":[48],"We":[49,67],"design":[52],"framework,":[53],"including":[54],"CAD":[55],"support":[56],"infrastructure":[57],"reprogrammable":[59],"hardware":[60,88],"support,":[61],"dynamically":[64],"customizable":[65],"microarchitecture.":[66],"outline":[68],"underlying":[70],"algorithms":[71],"compile-time":[73],"extraction":[74],"utilized":[77],"properties":[79],"architectural":[84],"principles":[85],"support.":[89],"Extensive":[90],"experimental":[91],"results":[92],"confirm":[93],"efficacy":[95],"novel":[98],"processor":[100],"architecture.":[101]},"counts_by_year":[{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}