{"id":"https://openalex.org/W2097203843","doi":"https://doi.org/10.1109/dsd.2003.1231979","title":"Stochastic reconfigurable hardware for neural networks","display_name":"Stochastic reconfigurable hardware for neural networks","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W2097203843","doi":"https://doi.org/10.1109/dsd.2003.1231979","mag":"2097203843"},"language":"en","primary_location":{"id":"doi:10.1109/dsd.2003.1231979","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2003.1231979","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Euromicro Symposium on Digital System Design, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084920912","display_name":"Nadia Nedjah","orcid":"https://orcid.org/0000-0002-1656-6397"},"institutions":[{"id":"https://openalex.org/I40034438","display_name":"Universidade do Estado do Rio de Janeiro","ror":"https://ror.org/0198v2949","country_code":"BR","type":"education","lineage":["https://openalex.org/I40034438"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"N. Nedjah","raw_affiliation_strings":["Department of de Systems Engineering and Computation, Faculty of Engineering, State University of Rio de Janeiro, Brazil","Fac. of Eng., State Univ. of Rio de Janeiro, Brazil"],"affiliations":[{"raw_affiliation_string":"Department of de Systems Engineering and Computation, Faculty of Engineering, State University of Rio de Janeiro, Brazil","institution_ids":["https://openalex.org/I40034438"]},{"raw_affiliation_string":"Fac. of Eng., State Univ. of Rio de Janeiro, Brazil","institution_ids":["https://openalex.org/I40034438"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048916912","display_name":"Luiza de Macedo Mourelle","orcid":"https://orcid.org/0000-0002-4680-2047"},"institutions":[{"id":"https://openalex.org/I40034438","display_name":"Universidade do Estado do Rio de Janeiro","ror":"https://ror.org/0198v2949","country_code":"BR","type":"education","lineage":["https://openalex.org/I40034438"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"L. de Macedo Mourelle","raw_affiliation_strings":["Department of de Systems Engineering and Computation, Faculty of Engineering, State University of Rio de Janeiro, Brazil","Fac. of Eng., State Univ. of Rio de Janeiro, Brazil"],"affiliations":[{"raw_affiliation_string":"Department of de Systems Engineering and Computation, Faculty of Engineering, State University of Rio de Janeiro, Brazil","institution_ids":["https://openalex.org/I40034438"]},{"raw_affiliation_string":"Fac. of Eng., State Univ. of Rio de Janeiro, Brazil","institution_ids":["https://openalex.org/I40034438"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5084920912"],"corresponding_institution_ids":["https://openalex.org/I40034438"],"apc_list":null,"apc_paid":null,"fwci":0.4569,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.74216437,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"438","last_page":"442"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.769012451171875},{"id":"https://openalex.org/keywords/stochastic-computing","display_name":"Stochastic computing","score":0.7512470483779907},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.748447060585022},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7278233766555786},{"id":"https://openalex.org/keywords/xnor-gate","display_name":"XNOR gate","score":0.6785451769828796},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5189875960350037},{"id":"https://openalex.org/keywords/stochastic-neural-network","display_name":"Stochastic neural network","score":0.48920440673828125},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.4754464328289032},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.45310917496681213},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.43101298809051514},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4254136085510254},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.41079968214035034},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35752439498901367},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3308555483818054},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32536816596984863},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2789038419723511},{"id":"https://openalex.org/keywords/recurrent-neural-network","display_name":"Recurrent neural network","score":0.23565250635147095},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19789668917655945},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.12366685271263123},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11224561929702759}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.769012451171875},{"id":"https://openalex.org/C2780971903","wikidata":"https://www.wikidata.org/wiki/Q2933705","display_name":"Stochastic computing","level":3,"score":0.7512470483779907},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.748447060585022},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7278233766555786},{"id":"https://openalex.org/C57684291","wikidata":"https://www.wikidata.org/wiki/Q1336142","display_name":"XNOR gate","level":4,"score":0.6785451769828796},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5189875960350037},{"id":"https://openalex.org/C86582703","wikidata":"https://www.wikidata.org/wiki/Q7617824","display_name":"Stochastic neural network","level":4,"score":0.48920440673828125},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.4754464328289032},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.45310917496681213},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.43101298809051514},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4254136085510254},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.41079968214035034},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35752439498901367},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3308555483818054},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32536816596984863},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2789038419723511},{"id":"https://openalex.org/C147168706","wikidata":"https://www.wikidata.org/wiki/Q1457734","display_name":"Recurrent neural network","level":3,"score":0.23565250635147095},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19789668917655945},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.12366685271263123},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11224561929702759},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dsd.2003.1231979","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2003.1231979","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Euromicro Symposium on Digital System Design, 2003. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1525885020","https://openalex.org/W1975891294","https://openalex.org/W2035279479","https://openalex.org/W2098470668","https://openalex.org/W2106715551","https://openalex.org/W2124503759","https://openalex.org/W2127574124","https://openalex.org/W2151770284","https://openalex.org/W2154203817","https://openalex.org/W6644121214"],"related_works":["https://openalex.org/W4315606672","https://openalex.org/W2908853553","https://openalex.org/W3208164369","https://openalex.org/W2927803337","https://openalex.org/W4322624379","https://openalex.org/W4294000389","https://openalex.org/W2769932825","https://openalex.org/W2787602342","https://openalex.org/W2970427923","https://openalex.org/W3211346803"],"abstract_inverted_index":{"In":[0],"this":[1,27],"paper,":[2],"we":[3,29,58],"propose":[4],"reconfigurable,":[5],"low-cost":[6],"and":[7,73,86],"readily":[8],"available":[9],"hardware":[10],"architecture":[11],"for":[12],"an":[13,82],"artificial":[14,23],"neuron.":[15,70],"This":[16],"is":[17,78],"used":[18],"to":[19,47,63],"build":[20],"a":[21,60,69],"feed-forward":[22],"neural":[24,52],"network.":[25],"For":[26],"purpose,":[28],"use":[30,59],"field-programmable":[31],"gate":[32,44],"arrays,":[33],"i.e.":[34],"FPGAs.":[35],"However,":[36],"as":[37],"the":[38,43,48,65],"state-of-the-art":[39],"FPGAs":[40],"still":[41],"lack":[42],"density":[45],"necessary":[46],"implementation":[49],"of":[50,54,56,75,84],"large":[51],"networks":[53],"thousands":[55],"neurons,":[57],"stochastic":[61,76],"process":[62],"implement":[64],"computation":[66],"performed":[67],"by":[68,81],"The":[71],"multiplication":[72],"addition":[74],"values":[77],"simply":[79],"implemented":[80],"ensemble":[83],"XNOR":[85],"AND":[87],"gates":[88],"respectively.":[89]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}