{"id":"https://openalex.org/W2127267120","doi":"https://doi.org/10.1109/dsd.2003.1231929","title":"Estimating the utilization of embedded FPGA co-processor","display_name":"Estimating the utilization of embedded FPGA co-processor","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W2127267120","doi":"https://doi.org/10.1109/dsd.2003.1231929","mag":"2127267120"},"language":"en","primary_location":{"id":"doi:10.1109/dsd.2003.1231929","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2003.1231929","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Euromicro Symposium on Digital System Design, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101494498","display_name":"Yang Qu","orcid":"https://orcid.org/0000-0001-7909-4107"},"institutions":[{"id":"https://openalex.org/I87653560","display_name":"VTT Technical Research Centre of Finland","ror":"https://ror.org/04b181w54","country_code":"FI","type":"nonprofit","lineage":["https://openalex.org/I4210089493","https://openalex.org/I87653560"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Yang Qu","raw_affiliation_strings":["VTT Electronics, Oulu, Finland","VTT Electron., Oulu, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VTT Electronics, Oulu, Finland","institution_ids":["https://openalex.org/I87653560"]},{"raw_affiliation_string":"VTT Electron., Oulu, Finland","institution_ids":["https://openalex.org/I87653560"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013862073","display_name":"Juha-Pekka Soininen","orcid":"https://orcid.org/0000-0002-7255-5318"},"institutions":[{"id":"https://openalex.org/I87653560","display_name":"VTT Technical Research Centre of Finland","ror":"https://ror.org/04b181w54","country_code":"FI","type":"nonprofit","lineage":["https://openalex.org/I4210089493","https://openalex.org/I87653560"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"J.-P. Soininen","raw_affiliation_strings":["VTT Electronics, Oulu, Finland","VTT Electron., Oulu, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VTT Electronics, Oulu, Finland","institution_ids":["https://openalex.org/I87653560"]},{"raw_affiliation_string":"VTT Electron., Oulu, Finland","institution_ids":["https://openalex.org/I87653560"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I87653560"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":null,"first_page":"214","last_page":"221"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8533698916435242},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7908885478973389},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.6584970355033875},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6420093178749084},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6359137892723083},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5330703854560852},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4859239161014557},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.4290955066680908},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40560096502304077},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10211145877838135},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0946270227432251},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08321070671081543}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8533698916435242},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7908885478973389},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.6584970355033875},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6420093178749084},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6359137892723083},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5330703854560852},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4859239161014557},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.4290955066680908},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40560096502304077},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10211145877838135},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0946270227432251},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08321070671081543},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dsd.2003.1231929","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2003.1231929","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Euromicro Symposium on Digital System Design, 2003. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1567363020","https://openalex.org/W1968241279","https://openalex.org/W2038198320","https://openalex.org/W2063747323","https://openalex.org/W2072948403","https://openalex.org/W2093842169","https://openalex.org/W2102049560","https://openalex.org/W2104225326","https://openalex.org/W2114266730","https://openalex.org/W2115294662","https://openalex.org/W2116586590","https://openalex.org/W2118485612","https://openalex.org/W2119903202","https://openalex.org/W2122442616","https://openalex.org/W2130810131","https://openalex.org/W2136536603","https://openalex.org/W2155314350","https://openalex.org/W2171717938","https://openalex.org/W4233916750","https://openalex.org/W4240544559","https://openalex.org/W6633802184","https://openalex.org/W6642323193","https://openalex.org/W6668484592","https://openalex.org/W6685396315"],"related_works":["https://openalex.org/W2120447654","https://openalex.org/W2977179488","https://openalex.org/W2144453115","https://openalex.org/W2128223750","https://openalex.org/W4238532390","https://openalex.org/W2188872161","https://openalex.org/W2961779879","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"Embedded":[0],"FPGA":[1,41],"co-processors":[2],"will":[3,19],"bring":[4],"new":[5],"alternatives":[6],"for":[7,34],"SoC":[8],"system":[9],"designers.":[10],"Comparison":[11],"of":[12,38,50,77,85],"software":[13],"implementations":[14,18],"and":[15,22,61,73],"reconfigurable":[16],"hardware":[17,82],"need":[20],"fast":[21],"easy-to-use":[23],"estimation":[24,32,83],"techniques.":[25],"In":[26],"this":[27],"paper,":[28],"we":[29],"present":[30],"an":[31],"approach":[33,44],"the":[35,39,48],"resource":[36,57],"utilization":[37],"embedded":[40],"co-processor.":[42],"Our":[43],"is":[45],"based":[46],"on":[47],"principles":[49],"high-level":[51],"synthesis,":[52],"such":[53],"as":[54],"force-directed":[55],"scheduling,":[56],"allocation,":[58],"operation":[59],"assignment":[60],"interconnection":[62],"binding.":[63],"The":[64,80],"method":[65],"has":[66],"been":[67],"applied":[68],"to":[69],"simple":[70],"test":[71],"cases":[72],"a":[74],"C-language":[75],"model":[76],"MPEG-2":[78,86],"decoder.":[79],"average":[81],"error":[84],"functions":[87],"was":[88],"25%.":[89]},"counts_by_year":[{"year":2013,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}