{"id":"https://openalex.org/W2158743797","doi":"https://doi.org/10.1109/dsd.2003.1231927","title":"Design and FPGA implementation of a video scalar with on-chip reduced memory utilization","display_name":"Design and FPGA implementation of a video scalar with on-chip reduced memory utilization","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W2158743797","doi":"https://doi.org/10.1109/dsd.2003.1231927","mag":"2158743797"},"language":"en","primary_location":{"id":"doi:10.1109/dsd.2003.1231927","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2003.1231927","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Euromicro Symposium on Digital System Design, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014266183","display_name":"S. Ramachandran","orcid":"https://orcid.org/0000-0002-3168-7824"},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"facility","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"S. Ramachandran","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology, Chennai, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology, Chennai, India","institution_ids":["https://openalex.org/I24676775"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103115230","display_name":"S. Srinivasan","orcid":"https://orcid.org/0000-0002-4919-215X"},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"facility","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. Srinivasan","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology, Chennai, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology, Chennai, India","institution_ids":["https://openalex.org/I24676775"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5014266183"],"corresponding_institution_ids":["https://openalex.org/I24676775"],"apc_list":null,"apc_paid":null,"fwci":0.2928,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.60382068,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"206","last_page":"213"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7934118509292603},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7883256673812866},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.7848597764968872},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6449655294418335},{"id":"https://openalex.org/keywords/pixel","display_name":"Pixel","score":0.5381800532341003},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4937311112880707},{"id":"https://openalex.org/keywords/frame-rate","display_name":"Frame rate","score":0.4329055845737457},{"id":"https://openalex.org/keywords/video-quality","display_name":"Video quality","score":0.4126785397529602},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3649030923843384},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.18854930996894836},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07770419120788574}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7934118509292603},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7883256673812866},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.7848597764968872},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6449655294418335},{"id":"https://openalex.org/C160633673","wikidata":"https://www.wikidata.org/wiki/Q355198","display_name":"Pixel","level":2,"score":0.5381800532341003},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4937311112880707},{"id":"https://openalex.org/C3261483","wikidata":"https://www.wikidata.org/wiki/Q119565","display_name":"Frame rate","level":2,"score":0.4329055845737457},{"id":"https://openalex.org/C103910844","wikidata":"https://www.wikidata.org/wiki/Q2631256","display_name":"Video quality","level":3,"score":0.4126785397529602},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3649030923843384},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.18854930996894836},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07770419120788574},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dsd.2003.1231927","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2003.1231927","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Euromicro Symposium on Digital System Design, 2003. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1481646516","https://openalex.org/W2103650311","https://openalex.org/W2107078529","https://openalex.org/W2114811723","https://openalex.org/W2136398141","https://openalex.org/W2160940117","https://openalex.org/W6628727242","https://openalex.org/W6675453706","https://openalex.org/W6680268829"],"related_works":["https://openalex.org/W2165367082","https://openalex.org/W2117342402","https://openalex.org/W1485756991","https://openalex.org/W2387264083","https://openalex.org/W2376218453","https://openalex.org/W2984236338","https://openalex.org/W2604877941","https://openalex.org/W2390885485","https://openalex.org/W2128735135","https://openalex.org/W1663661117"],"abstract_inverted_index":{"A":[0],"novel":[1],"architecture":[2],"suitable":[3],"for":[4,49],"FPGA/ASIC":[5],"implementation":[6,70,137],"of":[7,21,71,78,83,95,119],"a":[8,50,111,115],"video":[9,37,51,93],"scalar":[10],"is":[11,39,53,76],"presented.":[12],"The":[13,45,68,98,134],"scheme":[14],"proposed":[15,73],"here":[16],"results":[17],"in":[18],"enormous":[19],"savings":[20],"memory":[22],"normally":[23],"required,":[24],"without":[25],"compromising":[26],"on":[27],"the":[28,32,59,72,90,127],"image":[29,60],"quality.":[30],"In":[31],"present":[33,135],"work,":[34],"SVGA":[35],"compatible":[36],"sequence":[38,52],"scaled":[40,132],"up":[41,46,58,85],"to":[42,86],"XGA":[43],"format.":[44],"scaling":[47,57,65],"operation":[48],"carried":[54],"out":[55],"by":[56,63,103],"input,":[61],"followed":[62],"down":[64],"and":[66,108],"filtering.":[67],"FPGA":[69,136],"video-scaling":[74],"algorithm":[75],"capable":[77],"processing":[79],"high-resolution,":[80],"color":[81],"pictures":[82],"sizes":[84],"1024x768":[87],"pixels":[88],"at":[89],"real":[91],"time":[92],"rate":[94],"30":[96],"frames/second.":[97],"design":[99],"has":[100],"been":[101],"realized":[102],"RTL":[104],"compliant":[105],"Verilog":[106],"coding,":[107],"fits":[109],"into":[110],"single":[112],"chip":[113],"with":[114,140],"gate":[116],"count":[117],"utilization":[118],"two":[120],"million":[121],"gates.":[122],"For":[123],"lower":[124],"resolution":[125],"pictures,":[126],"mapped":[128],"device":[129],"can":[130],"be":[131],"down.":[133],"compares":[138],"favorably":[139],"another":[141],"ASIC":[142],"implementation.":[143]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}