{"id":"https://openalex.org/W2156631591","doi":"https://doi.org/10.1109/dsd.2002.1115396","title":"Bit-level allocation of multiple-precision specifications","display_name":"Bit-level allocation of multiple-precision specifications","publication_year":2003,"publication_date":"2003-06-26","ids":{"openalex":"https://openalex.org/W2156631591","doi":"https://doi.org/10.1109/dsd.2002.1115396","mag":"2156631591"},"language":"en","primary_location":{"id":"doi:10.1109/dsd.2002.1115396","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2002.1115396","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Euromicro Symposium on Digital System Design. Architectures, Methods and Tools","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009828506","display_name":"M.C. Molina","orcid":"https://orcid.org/0000-0002-9093-424X"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"M.C. Molina","raw_affiliation_strings":["Departmento Arquitectura Computadores y Automatica, Universidad Complutense de Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departmento Arquitectura Computadores y Automatica, Universidad Complutense de Madrid, Spain","institution_ids":["https://openalex.org/I121748325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020729196","display_name":"J.M. Mend\u0131\u0301as","orcid":"https://orcid.org/0000-0003-2142-338X"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J.M. Mendias","raw_affiliation_strings":["Departmento Arquitectura Computadores y Automatica, Universidad Complutense de Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departmento Arquitectura Computadores y Automatica, Universidad Complutense de Madrid, Spain","institution_ids":["https://openalex.org/I121748325"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011649907","display_name":"R. Hermida","orcid":"https://orcid.org/0000-0002-8022-6098"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"R. Hermida","raw_affiliation_strings":["Departmento Arquitectura Computadores y Automatica, Universidad Complutense de Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departmento Arquitectura Computadores y Automatica, Universidad Complutense de Madrid, Spain","institution_ids":["https://openalex.org/I121748325"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.23259731,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"cad 5","issue":null,"first_page":"385","last_page":"392"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.76328444480896},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.7126768827438354},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.654320478439331},{"id":"https://openalex.org/keywords/resource-allocation","display_name":"Resource allocation","score":0.5053392052650452},{"id":"https://openalex.org/keywords/selection","display_name":"Selection (genetic algorithm)","score":0.5027475357055664},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.4664883613586426},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4354539215564728},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.43035611510276794},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.40466734766960144},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.32059091329574585},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.22216275334358215},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.18208754062652588},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11067569255828857},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10742565989494324},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07979544997215271}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.76328444480896},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.7126768827438354},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.654320478439331},{"id":"https://openalex.org/C29202148","wikidata":"https://www.wikidata.org/wiki/Q287260","display_name":"Resource allocation","level":2,"score":0.5053392052650452},{"id":"https://openalex.org/C81917197","wikidata":"https://www.wikidata.org/wiki/Q628760","display_name":"Selection (genetic algorithm)","level":2,"score":0.5027475357055664},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.4664883613586426},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4354539215564728},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.43035611510276794},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.40466734766960144},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.32059091329574585},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.22216275334358215},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.18208754062652588},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11067569255828857},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10742565989494324},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07979544997215271},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dsd.2002.1115396","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2002.1115396","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Euromicro Symposium on Digital System Design. Architectures, Methods and Tools","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1587720547","https://openalex.org/W1599767770","https://openalex.org/W1867721554","https://openalex.org/W1975458217","https://openalex.org/W2040681925","https://openalex.org/W2093501430","https://openalex.org/W2097023523","https://openalex.org/W2128054489","https://openalex.org/W2133053371","https://openalex.org/W2135769545","https://openalex.org/W2155314350","https://openalex.org/W2158966264","https://openalex.org/W4237025662","https://openalex.org/W6635113191","https://openalex.org/W6643984821","https://openalex.org/W6674085368"],"related_works":["https://openalex.org/W2120447654","https://openalex.org/W2977179488","https://openalex.org/W2411923897","https://openalex.org/W2144453115","https://openalex.org/W4285347720","https://openalex.org/W4381186982","https://openalex.org/W2128223750","https://openalex.org/W4238532390","https://openalex.org/W4313484792","https://openalex.org/W4282568311"],"abstract_inverted_index":{"This":[0,76],"paper":[1],"proposes":[2],"an":[3,30],"allocation":[4,48],"algorithm":[5,62],"able":[6],"to":[7,33,52],"perform":[8],"the":[9,21,35,54,57,60,68,80,92,97],"combined":[10],"resource":[11],"selection":[12],"and":[13,94],"operation":[14],"binding":[15],"of":[16,24,37,56,71,82,96],"multiple-precision":[17],"specifications":[18],"that":[19,39],"maximizes":[20],"bit-level":[22],"reuse":[23],"hardware":[25],"resources.":[26],"Additionally,":[27],"it":[28],"presents":[29],"analytic":[31],"method":[32],"estimate":[34],"amount":[36],"area":[38],"our":[40],"approach":[41,77],"could":[42],"save":[43],"in":[44,100],"comparison":[45],"with":[46,79],"traditional":[47,86],"algorithms.":[49],"In":[50],"order":[51],"minimize":[53],"cost":[55,81],"implementations":[58,83],"obtained,":[59],"proposed":[61],"produces":[63],"circuits":[64],"only":[65],"influenced":[66],"by":[67,85],"maximum":[69],"number":[70,93],"bits":[72],"calculated":[73],"per":[74],"cycle.":[75,102],"contrasts":[78],"designed":[84],"algorithms,":[87],"which":[88],"also":[89],"depends":[90],"on":[91],"widths":[95],"operations":[98],"executed":[99],"every":[101]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}