{"id":"https://openalex.org/W2121994747","doi":"https://doi.org/10.1109/dsd.2002.1115388","title":"Simplifying instruction issue logic in superscalar processors","display_name":"Simplifying instruction issue logic in superscalar processors","publication_year":2003,"publication_date":"2003-06-26","ids":{"openalex":"https://openalex.org/W2121994747","doi":"https://doi.org/10.1109/dsd.2002.1115388","mag":"2121994747"},"language":"en","primary_location":{"id":"doi:10.1109/dsd.2002.1115388","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2002.1115388","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Euromicro Symposium on Digital System Design. Architectures, Methods and Tools","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062587488","display_name":"Toshinori Sato","orcid":"https://orcid.org/0000-0001-5272-7533"},"institutions":[{"id":"https://openalex.org/I207014233","display_name":"Kyushu Institute of Technology","ror":"https://ror.org/02278tr80","country_code":"JP","type":"education","lineage":["https://openalex.org/I207014233"]},{"id":"https://openalex.org/I4210143983","display_name":"Kyushu Art Institute of Technology","ror":"https://ror.org/03t4t2e74","country_code":"JP","type":"education","lineage":["https://openalex.org/I4210143983"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"T. Sato","raw_affiliation_strings":["Department of Aritifical Intelligence, Kyushu Institute of Technology, Japan","Department of Artificial Intelligence, Kyushu Institute of Technology, Iizuka, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Aritifical Intelligence, Kyushu Institute of Technology, Japan","institution_ids":["https://openalex.org/I207014233"]},{"raw_affiliation_string":"Department of Artificial Intelligence, Kyushu Institute of Technology, Iizuka, Japan","institution_ids":["https://openalex.org/I4210143983","https://openalex.org/I207014233"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086836967","display_name":"Itsujiro Arita","orcid":null},"institutions":[{"id":"https://openalex.org/I207014233","display_name":"Kyushu Institute of Technology","ror":"https://ror.org/02278tr80","country_code":"JP","type":"education","lineage":["https://openalex.org/I207014233"]},{"id":"https://openalex.org/I4210143983","display_name":"Kyushu Art Institute of Technology","ror":"https://ror.org/03t4t2e74","country_code":"JP","type":"education","lineage":["https://openalex.org/I4210143983"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"I. Arita","raw_affiliation_strings":["Department of Aritifical Intelligence, Kyushu Institute of Technology, Japan","Department of Artificial Intelligence, Kyushu Institute of Technology, Iizuka, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Aritifical Intelligence, Kyushu Institute of Technology, Japan","institution_ids":["https://openalex.org/I207014233"]},{"raw_affiliation_string":"Department of Artificial Intelligence, Kyushu Institute of Technology, Iizuka, Japan","institution_ids":["https://openalex.org/I4210143983","https://openalex.org/I207014233"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5062587488"],"corresponding_institution_ids":["https://openalex.org/I207014233","https://openalex.org/I4210143983"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.17944472,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"c 33","issue":null,"first_page":"341","last_page":"346"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9933000206947327,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.868783712387085},{"id":"https://openalex.org/keywords/window","display_name":"Window (computing)","score":0.6849042177200317},{"id":"https://openalex.org/keywords/out-of-order-execution","display_name":"Out-of-order execution","score":0.6663861274719238},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5646660923957825},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.50020432472229},{"id":"https://openalex.org/keywords/instruction-scheduling","display_name":"Instruction scheduling","score":0.4820197820663452},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.4778977632522583},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.45652997493743896},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4499566853046417},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.3715525269508362},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.29801613092422485},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1602155864238739},{"id":"https://openalex.org/keywords/dynamic-priority-scheduling","display_name":"Dynamic priority scheduling","score":0.09432220458984375}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.868783712387085},{"id":"https://openalex.org/C2778751112","wikidata":"https://www.wikidata.org/wiki/Q835016","display_name":"Window (computing)","level":2,"score":0.6849042177200317},{"id":"https://openalex.org/C1793878","wikidata":"https://www.wikidata.org/wiki/Q1153762","display_name":"Out-of-order execution","level":2,"score":0.6663861274719238},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5646660923957825},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.50020432472229},{"id":"https://openalex.org/C73564150","wikidata":"https://www.wikidata.org/wiki/Q11417093","display_name":"Instruction scheduling","level":5,"score":0.4820197820663452},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.4778977632522583},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.45652997493743896},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4499566853046417},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.3715525269508362},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.29801613092422485},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1602155864238739},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.09432220458984375},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C119948110","wikidata":"https://www.wikidata.org/wiki/Q7858726","display_name":"Two-level scheduling","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dsd.2002.1115388","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2002.1115388","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Euromicro Symposium on Digital System Design. Architectures, Methods and Tools","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1987674899","https://openalex.org/W2032094184","https://openalex.org/W2033925885","https://openalex.org/W2089363288","https://openalex.org/W2112324761","https://openalex.org/W2112833506","https://openalex.org/W2127609451","https://openalex.org/W2161864047","https://openalex.org/W2165423885","https://openalex.org/W4242976792","https://openalex.org/W4245021564","https://openalex.org/W6673006336"],"related_works":["https://openalex.org/W2334517886","https://openalex.org/W4313066767","https://openalex.org/W2099786221","https://openalex.org/W2149160043","https://openalex.org/W4249679757","https://openalex.org/W2103990736","https://openalex.org/W2612595953","https://openalex.org/W2184110560","https://openalex.org/W1972260469","https://openalex.org/W1504077686"],"abstract_inverted_index":{"Modern":[0],"microprocessors":[1],"schedule":[2],"instructions":[3],"dynamically":[4,127],"in":[5,72,77,177],"order":[6],"to":[7,14,28,118,126,143,166],"exploit":[8],"instruction-level":[9],"parallelism.":[10],"It":[11,123],"is":[12,26,43,56,60,84,91,117,124,135,141],"necessary":[13],"increase":[15,29],"instruction":[16,21,41,54,89,96,103,110,158,171],"window":[17,42,55,90,159],"size":[18,31],"for":[19],"improving":[20],"scheduling":[22],"capability.":[23],"However,":[24],"it":[25,59,83,134],"difficult":[27],"the":[30,40,46,87,94,106,154,169],"without":[32],"any":[33],"serious":[34],"impact":[35],"on":[36],"processor":[37,50],"performance,":[38],"since":[39,133],"one":[44],"of":[45,49,147,163,168,179],"dominant":[47],"determiners":[48],"cycle":[51,181],"time.":[52,182],"The":[53,112],"critical":[57],"because":[58],"realized":[61],"using":[62],"content":[63],"addressable":[64],"memory":[65],"(CAM).":[66],"In":[67],"general,":[68],"RAMs":[69],"are":[70],"faster":[71],"access":[73],"time":[74],"and":[75],"lower":[76],"power":[78],"dissipation":[79],"than":[80],"CAMs.":[81],"Therefore,":[82],"desirable":[85],"that":[86,137,153,167],"CAM":[88],"replaced":[92],"by":[93],"RAM":[95],"window.":[97,111],"This":[98],"paper":[99],"proposes":[100],"such":[101],"an":[102],"window,":[104,172],"named":[105],"explicit":[107,129,155],"data":[108,156],"forwarding":[109,121,157],"principle":[113],"behind":[114],"our":[115],"proposal":[116],"make":[119],"result":[120,140],"explicit.":[122],"possible":[125],"construct":[128],"relationships":[130],"between":[131],"instructions,":[132],"expected":[136],"each":[138],"execution":[139],"forwarded":[142],"a":[144,161],"limited":[145],"number":[146],"dependent":[148],"instructions.":[149],"Simulation":[150],"results":[151],"show":[152],"achieves":[160],"level":[162],"performance":[164],"comparable":[165],"conventional":[170],"while":[173],"also":[174],"providing":[175],"benefit":[176],"terms":[178],"shorter":[180]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}