{"id":"https://openalex.org/W2168423183","doi":"https://doi.org/10.1109/dsd.2002.1115361","title":"Architecture design of a scalable single-chip multi-processor","display_name":"Architecture design of a scalable single-chip multi-processor","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2168423183","doi":"https://doi.org/10.1109/dsd.2002.1115361","mag":"2168423183"},"language":"en","primary_location":{"id":"doi:10.1109/dsd.2002.1115361","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2002.1115361","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Euromicro Symposium on Digital System Design. Architectures, Methods and Tools","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058818257","display_name":"B.D. Theelen","orcid":null},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"B.D. Theelen","raw_affiliation_strings":["Information and Communication Systems Group Electrical Engineering, Eindhovan University of Technology, Eindhoven, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Information and Communication Systems Group Electrical Engineering, Eindhovan University of Technology, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061808874","display_name":"A.C. Verschueren","orcid":null},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"A.C. Verschueren","raw_affiliation_strings":["Information and Communication Systems Group Electrical Engineering, Eindhovan University of Technology, Eindhoven, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Information and Communication Systems Group Electrical Engineering, Eindhovan University of Technology, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I83019370"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2477,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.59225299,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"132","last_page":"139"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7648610472679138},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7335871458053589},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6098130345344543},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6046326160430908},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5768110752105713},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5448832511901855},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.544490396976471},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5336485505104065},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4891569912433624},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.48047202825546265},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.475791335105896},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4648092985153198},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.45964646339416504},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.44343188405036926},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.30643463134765625},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1669846475124359}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7648610472679138},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7335871458053589},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6098130345344543},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6046326160430908},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5768110752105713},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5448832511901855},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.544490396976471},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5336485505104065},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4891569912433624},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.48047202825546265},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.475791335105896},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4648092985153198},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.45964646339416504},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.44343188405036926},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.30643463134765625},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1669846475124359},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/dsd.2002.1115361","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2002.1115361","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Euromicro Symposium on Digital System Design. Architectures, Methods and Tools","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.tue.nl:openaire_cris_publications/e0b29c54-1bc5-4819-bf37-edc7d9fe385b","is_oa":false,"landing_page_url":"https://research.tue.nl/en/publications/e0b29c54-1bc5-4819-bf37-edc7d9fe385b","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Theelen, B D & Verschueren, A C 2002, Architecture Design of a Scalable Single-Chip Multi-Processor. in M Edwards (ed.), Proc. of Euromicro Symposium on Digital System Design.. IEEE Computer Society, Los Alamitos, California USA, pp. 132-139, 5th Euromicro Symposium on Digital Systems Design (DSD 2002), Dortmund, Germany, 4/09/02.","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:tue:oai:pure.tue.nl:publications/e0b29c54-1bc5-4819-bf37-edc7d9fe385b","is_oa":false,"landing_page_url":"https://research.tue.nl/nl/publications/e0b29c54-1bc5-4819-bf37-edc7d9fe385b","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proc. of Euromicro Symposium on Digital System Design., 132 - 139","raw_type":"info:eu-repo/semantics/conferencepaper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2078495071","https://openalex.org/W2809273088","https://openalex.org/W4285719527","https://openalex.org/W6752329670"],"related_works":["https://openalex.org/W4250432526","https://openalex.org/W2101536355","https://openalex.org/W2171175484","https://openalex.org/W2085872434","https://openalex.org/W2562747857","https://openalex.org/W4308095153","https://openalex.org/W2026084820","https://openalex.org/W2883183116","https://openalex.org/W4391013600","https://openalex.org/W4213087105"],"abstract_inverted_index":{"Now":[0],"that":[1],"system-on-chip":[2],"technology":[3],"is":[4,18,38,70,100],"emerging,":[5],"single-chip":[6,32],"multi-processors":[7],"are":[8],"becoming":[9],"feasible.":[10],"A":[11],"key":[12],"problem":[13],"of":[14,22,30,48,52,60,79,91],"designing":[15],"such":[16],"systems":[17,37],"however":[19],"the":[20,39,77,87,92,97],"complexity":[21],"their":[23],"interconnect":[24],"and":[25,56],"memory":[26],"architecture.":[27],"An":[28],"example":[29],"a":[31,49,57],"multi-processor":[33],"for":[34],"real-time":[35,66],"(embedded)":[36],"Multi":[40],"Micro":[41],"Processor":[42],"(M/spl":[43],"mu/P).":[44],"Its":[45],"architecture":[46,93],"consists":[47],"scalable":[50],"number":[51],"identical":[53],"master":[54,80],"processors":[55],"configurable":[58],"set":[59,78],"shared":[61],"co-processors.":[62],"Additionally,":[63],"an":[64],"on-chip":[65],"operating":[67],"system":[68],"kernel":[69],"included":[71],"to":[72],"support":[73],"transparent":[74],"multi-tasking":[75],"over":[76],"processors.":[81],"In":[82],"this":[83],"paper":[84],"we":[85],"explore":[86],"main":[88],"design":[89],"issues":[90],"platform":[94],"on":[95],"which":[96],"M/spl":[98],"mu/P":[99],"based.":[101]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}