{"id":"https://openalex.org/W2145216221","doi":"https://doi.org/10.1109/dsd.2002.1115360","title":"Integration of instruction set simulators into SystemC high level models","display_name":"Integration of instruction set simulators into SystemC high level models","publication_year":2003,"publication_date":"2003-06-26","ids":{"openalex":"https://openalex.org/W2145216221","doi":"https://doi.org/10.1109/dsd.2002.1115360","mag":"2145216221"},"language":"en","primary_location":{"id":"doi:10.1109/dsd.2002.1115360","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2002.1115360","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Euromicro Symposium on Digital System Design. Architectures, Methods and Tools","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014548855","display_name":"I. Oussorov","orcid":null},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"I. Oussorov","raw_affiliation_strings":["CPR ST, Infineon Technologies, Germany","Infineon Technol. AG, Munich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CPR ST, Infineon Technologies, Germany","institution_ids":["https://openalex.org/I137594350"]},{"raw_affiliation_string":"Infineon Technol. AG, Munich, Germany","institution_ids":["https://openalex.org/I137594350"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068256973","display_name":"W. Raab","orcid":null},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"W. Raab","raw_affiliation_strings":["CPR ST, Infineon Technologies, Germany","Infineon Technol. AG, Munich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CPR ST, Infineon Technologies, Germany","institution_ids":["https://openalex.org/I137594350"]},{"raw_affiliation_string":"Infineon Technol. AG, Munich, Germany","institution_ids":["https://openalex.org/I137594350"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067832222","display_name":"U. Hachmann","orcid":null},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"U. Hachmann","raw_affiliation_strings":["CPR ST, Infineon Technologies, Germany","Infineon Technol. AG, Munich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CPR ST, Infineon Technologies, Germany","institution_ids":["https://openalex.org/I137594350"]},{"raw_affiliation_string":"Infineon Technol. AG, Munich, Germany","institution_ids":["https://openalex.org/I137594350"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074506640","display_name":"\u0410 \u0415 \u041a\u0440\u0430\u0432\u0446\u043e\u0432","orcid":null},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"A. Kravtsov","raw_affiliation_strings":["CPR ST, Infineon Technologies, Germany","Infineon Technol. AG, Munich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CPR ST, Infineon Technologies, Germany","institution_ids":["https://openalex.org/I137594350"]},{"raw_affiliation_string":"Infineon Technol. AG, Munich, Germany","institution_ids":["https://openalex.org/I137594350"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I137594350"],"apc_list":null,"apc_paid":null,"fwci":1.3947,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.81254861,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2191","issue":null,"first_page":"126","last_page":"129"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9764999747276306,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.8946053981781006},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8149747848510742},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.768097460269928},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6443719863891602},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.619531512260437},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.568347692489624},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.42814162373542786},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4125789403915405},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.353892982006073},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.24469053745269775},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.23973572254180908},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.0931892991065979},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.09156137704849243}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.8946053981781006},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8149747848510742},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.768097460269928},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6443719863891602},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.619531512260437},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.568347692489624},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.42814162373542786},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4125789403915405},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.353892982006073},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.24469053745269775},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.23973572254180908},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0931892991065979},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.09156137704849243},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dsd.2002.1115360","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2002.1115360","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Euromicro Symposium on Digital System Design. Architectures, Methods and Tools","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W636040731","https://openalex.org/W2013999503","https://openalex.org/W2016837603","https://openalex.org/W2133465913"],"related_works":["https://openalex.org/W2752828786","https://openalex.org/W2242433395","https://openalex.org/W2544073398","https://openalex.org/W2548514518","https://openalex.org/W2579932084","https://openalex.org/W1831349210","https://openalex.org/W3206586607","https://openalex.org/W2802530065","https://openalex.org/W1550409889","https://openalex.org/W1603163876"],"abstract_inverted_index":{"This":[0],"paper":[1],"discusses":[2],"the":[3,34],"integration":[4],"of":[5],"instruction":[6],"set":[7],"simulators":[8],"(ISS)":[9],"for":[10],"processor":[11],"cores":[12],"into":[13],"highlevel":[14],"system":[15],"models.":[16],"The":[17],"approaches":[18],"to":[19],"providing":[20],"data":[21],"communication":[22],"between":[23,36],"high":[24],"level":[25],"modules":[26],"and":[27],"ISS":[28],"are":[29],"addressed":[30],"as":[31,33],"well":[32],"synchronization":[35],"these":[37],"parts.":[38]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}