{"id":"https://openalex.org/W2150617762","doi":"https://doi.org/10.1109/dsd.2002.1115358","title":"Specification and simulation of microprocessor operations and parallel instructions","display_name":"Specification and simulation of microprocessor operations and parallel instructions","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2150617762","doi":"https://doi.org/10.1109/dsd.2002.1115358","mag":"2150617762"},"language":"en","primary_location":{"id":"doi:10.1109/dsd.2002.1115358","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2002.1115358","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Euromicro Symposium on Digital System Design. Architectures, Methods and Tools","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001515134","display_name":"Loe Feijs","orcid":"https://orcid.org/0000-0002-3865-0215"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"L. Feijs","raw_affiliation_strings":["Eindhovan University of Technology, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Eindhovan University of Technology, Netherlands","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032998931","display_name":"P.M.H. Gorissen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210122849","display_name":"Philips (Netherlands)","ror":"https://ror.org/02p2bgp27","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210122849"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"P. Gorissen","raw_affiliation_strings":["Philips Research Laboratories, Eindhoven, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Philips Research Laboratories, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I4210122849"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031618598","display_name":"J. Trescher","orcid":null},"institutions":[{"id":"https://openalex.org/I4210122849","display_name":"Philips (Netherlands)","ror":"https://ror.org/02p2bgp27","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210122849"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"J. Trescher","raw_affiliation_strings":["Philips Research Laboratories, Eindhoven, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Philips Research Laboratories, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I4210122849"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2325,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.49274047,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"i iii","issue":null,"first_page":"110","last_page":"117"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9905999898910522,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11450","display_name":"Model-Driven Software Engineering Techniques","score":0.9776999950408936,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8536449074745178},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.7068777680397034},{"id":"https://openalex.org/keywords/test-suite","display_name":"Test suite","score":0.5848082304000854},{"id":"https://openalex.org/keywords/readability","display_name":"Readability","score":0.4915545880794525},{"id":"https://openalex.org/keywords/variety","display_name":"Variety (cybernetics)","score":0.4486003518104553},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.44321417808532715},{"id":"https://openalex.org/keywords/specification-language","display_name":"Specification language","score":0.4392392039299011},{"id":"https://openalex.org/keywords/formality","display_name":"Formality","score":0.43344181776046753},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38409286737442017},{"id":"https://openalex.org/keywords/test-case","display_name":"Test case","score":0.2553313374519348},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10721096396446228}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8536449074745178},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.7068777680397034},{"id":"https://openalex.org/C151552104","wikidata":"https://www.wikidata.org/wiki/Q7705809","display_name":"Test suite","level":4,"score":0.5848082304000854},{"id":"https://openalex.org/C2778143727","wikidata":"https://www.wikidata.org/wiki/Q1820650","display_name":"Readability","level":2,"score":0.4915545880794525},{"id":"https://openalex.org/C136197465","wikidata":"https://www.wikidata.org/wiki/Q1729295","display_name":"Variety (cybernetics)","level":2,"score":0.4486003518104553},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.44321417808532715},{"id":"https://openalex.org/C201677973","wikidata":"https://www.wikidata.org/wiki/Q1209840","display_name":"Specification language","level":2,"score":0.4392392039299011},{"id":"https://openalex.org/C2777159308","wikidata":"https://www.wikidata.org/wiki/Q1757948","display_name":"Formality","level":2,"score":0.43344181776046753},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38409286737442017},{"id":"https://openalex.org/C128942645","wikidata":"https://www.wikidata.org/wiki/Q1568346","display_name":"Test case","level":3,"score":0.2553313374519348},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10721096396446228},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C152877465","wikidata":"https://www.wikidata.org/wiki/Q208042","display_name":"Regression analysis","level":2,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1109/dsd.2002.1115358","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2002.1115358","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Euromicro Symposium on Digital System Design. Architectures, Methods and Tools","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.tue.nl:openaire_cris_publications/b81f98c3-fb28-48a3-8031-9d840136e59e","is_oa":false,"landing_page_url":"https://research.tue.nl/en/publications/b81f98c3-fb28-48a3-8031-9d840136e59e","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Feijs, L M G, Gorissen, P & Trescher, J 2002, Specification and simulation of microprocessor operations and parallel instructions. in M Edwards (ed.), Proceedings Euromicro Symposium on Digital System Design: Architectures, Methods, and Tools (DSD'02, Dortmund, Germany, September 4-6, 2002). IEEE Computer Society, Los Alamitos CA, pp. 110-117. https://doi.org/10.1109/DSD.2002.1115358","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:594049","is_oa":false,"landing_page_url":"http://library.tue.nl/csp/dare/LinkToRepository.csp?recordnumber=594049","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":null},{"id":"pmh:oai:library.tue.nl:594049","is_oa":false,"landing_page_url":"http://repository.tue.nl/594049","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":null},{"id":"pmh:tue:oai:pure.tue.nl:publications/b81f98c3-fb28-48a3-8031-9d840136e59e","is_oa":false,"landing_page_url":"https://research.tue.nl/nl/publications/b81f98c3-fb28-48a3-8031-9d840136e59e","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings Euromicro Symposium on Digital System Design: Architectures, Methods, and Tools (DSD'02, Dortmund, Germany, September 4-6, 2002), 110 - 117","raw_type":"info:eu-repo/semantics/conferencepaper"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/4","display_name":"Quality Education","score":0.6499999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1501834527","https://openalex.org/W1511049147","https://openalex.org/W1555915743","https://openalex.org/W1594347742","https://openalex.org/W1606763973","https://openalex.org/W1733564367","https://openalex.org/W1999421692","https://openalex.org/W2013359497","https://openalex.org/W2054496292","https://openalex.org/W2060340071","https://openalex.org/W2062414399","https://openalex.org/W2112537029","https://openalex.org/W2139859676","https://openalex.org/W2141342364","https://openalex.org/W2155016096","https://openalex.org/W2163935347","https://openalex.org/W2164921333","https://openalex.org/W2338961734","https://openalex.org/W2912839432","https://openalex.org/W4234669735","https://openalex.org/W4252357740","https://openalex.org/W4254279436","https://openalex.org/W6630094551","https://openalex.org/W6630391463","https://openalex.org/W6633127185","https://openalex.org/W6635941905","https://openalex.org/W6637859861","https://openalex.org/W6684407942","https://openalex.org/W6703593856","https://openalex.org/W6758500818"],"related_works":["https://openalex.org/W25517187","https://openalex.org/W2480381080","https://openalex.org/W2193232575","https://openalex.org/W2329847998","https://openalex.org/W2500726251","https://openalex.org/W4250466770","https://openalex.org/W138719379","https://openalex.org/W1838148781","https://openalex.org/W2043267429","https://openalex.org/W2963469174"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3],"report":[4],"on":[5],"the":[6,16,33,38,42,50,56,59,69,89,99,112,120],"development":[7],"of":[8,20,37,46,58,71,85,91,101,108,122,130],"a":[9,83,92,102,123,131],"language":[10,52],"which":[11],"is":[12,28],"especially":[13],"tailored":[14],"to":[15,126],"specification":[17],"and":[18,23,30,35,44,95,117,119],"simulation":[19],"microprocessor":[21],"operations":[22],"parallel":[24],"instructions.":[25],"The":[26,61,77],"approach":[27],"rigorous,":[29],"it":[31],"combines":[32],"naturalness":[34],"readability":[36],"traditional":[39],"pseudocode":[40],"with":[41],"formality":[43],"rigour":[45],"instruction":[47],"specifications":[48,78],"in":[49],"programming":[51],"C":[53],"(but":[54],"without":[55],"disadvantages":[57],"latter).":[60],"underlying":[62],"semantic":[63,75],"model":[64],"has":[65,114],"been":[66,115],"formalized":[67],"by":[68],"equations":[70],"an":[72],"appropriate":[73],"denotational":[74],"model.":[76],"can":[79],"be":[80],"used":[81],"for":[82],"variety":[84],"purposes,":[86],"such":[87],"as":[88],"generation":[90,100,121],"data":[93],"book":[94],"other":[96],"on-line":[97],"documentation,":[98],"simulator":[103],"that":[104],"allows":[105],"functional":[106,128],"testing":[107],"programs":[109],"even":[110],"before":[111],"hardware":[113],"designed":[116],"implemented,":[118],"test":[124],"suite":[125],"perform":[127],"tests":[129],"given":[132],"design":[133],"or":[134],"real":[135],"chip.":[136]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}