{"id":"https://openalex.org/W2127266659","doi":"https://doi.org/10.1109/dsd.2002.1115356","title":"Enhanced reusability for SoC-based HW/SW co-design","display_name":"Enhanced reusability for SoC-based HW/SW co-design","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2127266659","doi":"https://doi.org/10.1109/dsd.2002.1115356","mag":"2127266659"},"language":"en","primary_location":{"id":"doi:10.1109/dsd.2002.1115356","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2002.1115356","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Euromicro Symposium on Digital System Design. Architectures, Methods and Tools","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004122593","display_name":"Maik Boden","orcid":null},"institutions":[{"id":"https://openalex.org/I4210124274","display_name":"Fraunhofer Institute for Integrated Circuits","ror":"https://ror.org/024ape423","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210124274","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"M. Boden","raw_affiliation_strings":["FhG IIS Erlangen Branch Laboratory, Dresden, Germany","FhG IIS Erlangen - Branch Lab. DA Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"FhG IIS Erlangen Branch Laboratory, Dresden, Germany","institution_ids":[]},{"raw_affiliation_string":"FhG IIS Erlangen - Branch Lab. DA Dresden, Germany","institution_ids":["https://openalex.org/I4210124274"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077306231","display_name":"J. Schneider","orcid":null},"institutions":[{"id":"https://openalex.org/I4210124274","display_name":"Fraunhofer Institute for Integrated Circuits","ror":"https://ror.org/024ape423","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210124274","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"J. Schneider","raw_affiliation_strings":["FhG IIS Erlangen Branch Laboratory, Dresden, Germany","FhG IIS Erlangen - Branch Lab. DA Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"FhG IIS Erlangen Branch Laboratory, Dresden, Germany","institution_ids":[]},{"raw_affiliation_string":"FhG IIS Erlangen - Branch Lab. DA Dresden, Germany","institution_ids":["https://openalex.org/I4210124274"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054490955","display_name":"K. Feske","orcid":null},"institutions":[{"id":"https://openalex.org/I4210124274","display_name":"Fraunhofer Institute for Integrated Circuits","ror":"https://ror.org/024ape423","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210124274","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"K. Feske","raw_affiliation_strings":["FhG IIS Erlangen Branch Laboratory, Dresden, Germany","FhG IIS Erlangen - Branch Lab. DA Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"FhG IIS Erlangen Branch Laboratory, Dresden, Germany","institution_ids":[]},{"raw_affiliation_string":"FhG IIS Erlangen - Branch Lab. DA Dresden, Germany","institution_ids":["https://openalex.org/I4210124274"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5019288883","display_name":"St. Rulke","orcid":null},"institutions":[{"id":"https://openalex.org/I4210124274","display_name":"Fraunhofer Institute for Integrated Circuits","ror":"https://ror.org/024ape423","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210124274","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"S. Rulke","raw_affiliation_strings":["FhG IIS Erlangen Branch Laboratory, Dresden, Germany","FhG IIS Erlangen - Branch Lab. DA Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"FhG IIS Erlangen Branch Laboratory, Dresden, Germany","institution_ids":[]},{"raw_affiliation_string":"FhG IIS Erlangen - Branch Lab. DA Dresden, Germany","institution_ids":["https://openalex.org/I4210124274"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5004122593"],"corresponding_institution_ids":["https://openalex.org/I4210124274"],"apc_list":null,"apc_paid":null,"fwci":1.2577,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.81022893,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"94","last_page":"99"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reusability","display_name":"Reusability","score":0.8690366148948669},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.8161706924438477},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7328073978424072},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.729885995388031},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5930436849594116},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5799813270568848},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.5126811265945435},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.45753055810928345},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3477581739425659},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.23676449060440063},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1376887857913971},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.10606947541236877}],"concepts":[{"id":"https://openalex.org/C137981799","wikidata":"https://www.wikidata.org/wiki/Q1369184","display_name":"Reusability","level":3,"score":0.8690366148948669},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.8161706924438477},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7328073978424072},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.729885995388031},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5930436849594116},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5799813270568848},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.5126811265945435},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.45753055810928345},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3477581739425659},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.23676449060440063},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1376887857913971},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.10606947541236877},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dsd.2002.1115356","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2002.1115356","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Euromicro Symposium on Digital System Design. Architectures, Methods and Tools","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4699999988079071,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1631750812","https://openalex.org/W1986698883","https://openalex.org/W2095857409","https://openalex.org/W4301413609"],"related_works":["https://openalex.org/W4282938614","https://openalex.org/W2906929912","https://openalex.org/W2099755394","https://openalex.org/W2350686889","https://openalex.org/W1965839502","https://openalex.org/W781411824","https://openalex.org/W2515159793","https://openalex.org/W1798542519","https://openalex.org/W4306316885","https://openalex.org/W168509588"],"abstract_inverted_index":{"This":[0,54],"paper":[1],"addresses":[2],"design":[3,46],"methods":[4],"for":[5,45,67,83],"SoC-based":[6],"HW/SW":[7],"systems":[8],"using":[9,32],"reconfigurable":[10,79],"architectures.":[11],"The":[12],"emphasis":[13],"is":[14],"the":[15,22,29,57,78],"development":[16],"of":[17,24,49,59],"a":[18,88],"method":[19],"to":[20],"enhance":[21],"reusability":[23],"HW":[25,51,60],"and":[26,37,52,86],"SW":[27,53,65],"in":[28],"co-design":[30],"process":[31],"proven":[33],"languages":[34],"like":[35],"ANSI-C":[36],"VHDL.":[38],"We":[39,76],"distinguish":[40],"between":[41],"three":[42],"abstraction":[43],"layers":[44],"modules":[47],"consisting":[48],"both":[50],"approach":[55],"benefits":[56],"reuse":[58,90],"sources":[61,66],"as":[62,64,70,72],"well":[63,71],"different":[68,74],"applications":[69],"on":[73],"devices.":[75],"utilize":[77],"SoC":[80],"Atmel":[81],"FPSLIC":[82],"experimental":[84],"tests":[85],"obtain":[87],"significant":[89],"ratio.":[91]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}