{"id":"https://openalex.org/W2154943369","doi":"https://doi.org/10.1109/dsd.2002.1115348","title":"Enhanced configurable parallel memory architecture","display_name":"Enhanced configurable parallel memory architecture","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2154943369","doi":"https://doi.org/10.1109/dsd.2002.1115348","mag":"2154943369"},"language":"en","primary_location":{"id":"doi:10.1109/dsd.2002.1115348","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2002.1115348","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Euromicro Symposium on Digital System Design. Architectures, Methods and Tools","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002772631","display_name":"Jarno Vanne","orcid":"https://orcid.org/0000-0002-7944-1938"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J. Vanne","raw_affiliation_strings":["Institute of Digital and Computer Systems, Tarnpere University of Technology, Tampere, FINLAND"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Digital and Computer Systems, Tarnpere University of Technology, Tampere, FINLAND","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086648109","display_name":"Eero Aho","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"E. Aho","raw_affiliation_strings":["Institute of Digital and Computer Systems, Tarnpere University of Technology, Tampere, FINLAND"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Digital and Computer Systems, Tarnpere University of Technology, Tampere, FINLAND","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010907476","display_name":"Kimmo Kuusilinna","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"K. Kuusilinna","raw_affiliation_strings":["Institute of Digital and Computer Systems, Tarnpere University of Technology, Tampere, FINLAND"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Digital and Computer Systems, Tarnpere University of Technology, Tampere, FINLAND","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102937415","display_name":"Timo D. H\u00e4m\u00e4l\u00e4inen","orcid":"https://orcid.org/0000-0002-7867-0800"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"T. Hamalainen","raw_affiliation_strings":["Institute of Digital and Computer Systems, Tarnpere University of Technology, Tampere, FINLAND"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Digital and Computer Systems, Tarnpere University of Technology, Tampere, FINLAND","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4649,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.61965258,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"28","last_page":"35"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7468374371528625},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.6799850463867188},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5403035879135132},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4839527904987335},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4801078140735626},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4348604083061218},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.41545993089675903},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3637378513813019},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.30476903915405273},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.29923778772354126},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.15467077493667603}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7468374371528625},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.6799850463867188},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5403035879135132},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4839527904987335},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4801078140735626},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4348604083061218},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.41545993089675903},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3637378513813019},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30476903915405273},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.29923778772354126},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.15467077493667603}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dsd.2002.1115348","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dsd.2002.1115348","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Euromicro Symposium on Digital System Design. Architectures, Methods and Tools","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W261273344","https://openalex.org/W1964662581","https://openalex.org/W1970099097","https://openalex.org/W2048508570","https://openalex.org/W2100913437","https://openalex.org/W2120034464","https://openalex.org/W2166630981","https://openalex.org/W3158184219","https://openalex.org/W4231691742","https://openalex.org/W4249388023","https://openalex.org/W6641502999","https://openalex.org/W6677981096","https://openalex.org/W6794379099"],"related_works":["https://openalex.org/W2097990792","https://openalex.org/W3048967625","https://openalex.org/W1975698617","https://openalex.org/W2561005478","https://openalex.org/W4281569059","https://openalex.org/W2143690511","https://openalex.org/W2036525499","https://openalex.org/W2546565930","https://openalex.org/W2770431327","https://openalex.org/W2612798083"],"abstract_inverted_index":{"Contemporary":[0],"multimedia":[1,23],"processors":[2],"and":[3,52],"applications":[4],"are":[5],"increasingly":[6],"limited":[7,113],"by":[8,41],"their":[9],"data":[10,24],"accessing":[11,25],"capabilities.":[12],"However,":[13],"the":[14,38,43,47,54,62,86,101,110,118],"designed":[15],"Configurable":[16],"Parallel":[17],"Memory":[18],"Architecture":[19],"(CPMA)":[20],"alleviates":[21],"these":[22],"requirements;":[26],"achieving":[27],"significant":[28],"performance":[29,63,104],"improvements":[30],"over":[31],"traditional":[32],"memory":[33,44,50,57,94],"architectures.":[34],"CPMA":[35,74,93,103,123],"decreases":[36],"considerably":[37],"processor-memory":[39],"bottleneck":[40],"widening":[42],"bandwidth,":[45],"decreasing":[46],"number":[48],"of":[49,56,64,89,112],"accesses,":[51],"diminishing":[53],"significance":[55],"latency.":[58],"To":[59],"further":[60],"enhance":[61],"CPMA,":[65],"this":[66,99],"paper":[67],"introduces":[68],"a":[69],"novel":[70],"architectural":[71],"extension":[72],"called":[73],"access":[75,114],"instruction":[76],"correlation":[77],"recognition.":[78],"The":[79],"presented":[80,119],"method":[81],"is":[82],"intended":[83],"for":[84],"accelerating":[85],"execution":[87],"rate":[88],"consecutive,":[90],"temporally":[91],"conflict-free,":[92],"accesses.":[95],"As":[96],"demonstrated":[97],"in":[98,109],"paper,":[100],"superior":[102],"can":[105,124],"also":[106],"be":[107],"maintained":[108],"case":[111],"widths.":[115],"In":[116],"addition,":[117],"results":[120],"confirm":[121],"that":[122],"have":[125],"an":[126],"acceptable":[127],"silicon":[128],"area.":[129]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}