{"id":"https://openalex.org/W4292388036","doi":"https://doi.org/10.1109/drc55272.2022.9855783","title":"Statistical Analysis of 2T1R Gain-Cell RRAM Bitcell for Area Efficient, High-Performance, and Reliable Multi-level Cell Operation","display_name":"Statistical Analysis of 2T1R Gain-Cell RRAM Bitcell for Area Efficient, High-Performance, and Reliable Multi-level Cell Operation","publication_year":2022,"publication_date":"2022-06-26","ids":{"openalex":"https://openalex.org/W4292388036","doi":"https://doi.org/10.1109/drc55272.2022.9855783"},"language":"en","primary_location":{"id":"doi:10.1109/drc55272.2022.9855783","is_oa":false,"landing_page_url":"https://doi.org/10.1109/drc55272.2022.9855783","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 Device Research Conference (DRC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087818397","display_name":"Rishab Mehra","orcid":"https://orcid.org/0000-0001-5194-0279"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Rishab Mehra","raw_affiliation_strings":["The University of Texas at Austin,Department of Electrical and Computer Engineering,Austin,TX,78712"],"affiliations":[{"raw_affiliation_string":"The University of Texas at Austin,Department of Electrical and Computer Engineering,Austin,TX,78712","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009445829","display_name":"S. S. Teja Nibhanupudi","orcid":"https://orcid.org/0000-0001-6733-1910"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.S Teja Nibhanupudi","raw_affiliation_strings":["The University of Texas at Austin,Department of Electrical and Computer Engineering,Austin,TX,78712"],"affiliations":[{"raw_affiliation_string":"The University of Texas at Austin,Department of Electrical and Computer Engineering,Austin,TX,78712","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003048953","display_name":"Jaydeep P. Kulkarni","orcid":"https://orcid.org/0000-0002-0258-6776"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jaydeep P. Kulkarni","raw_affiliation_strings":["The University of Texas at Austin,Department of Electrical and Computer Engineering,Austin,TX,78712"],"affiliations":[{"raw_affiliation_string":"The University of Texas at Austin,Department of Electrical and Computer Engineering,Austin,TX,78712","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5087818397"],"corresponding_institution_ids":["https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":0.183,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.47211979,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.9564202427864075},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.7149369716644287},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6553304195404053},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.6126614212989807},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5731684565544128},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5659126043319702},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5438400506973267},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.4828639328479767},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.4654465615749359},{"id":"https://openalex.org/keywords/memory-cell","display_name":"Memory cell","score":0.4436684548854828},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4157133102416992},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.35602542757987976},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.27900898456573486},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22948715090751648},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.17621788382530212},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.14642316102981567},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.0951572060585022},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09389105439186096}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.9564202427864075},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.7149369716644287},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6553304195404053},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.6126614212989807},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5731684565544128},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5659126043319702},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5438400506973267},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.4828639328479767},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.4654465615749359},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.4436684548854828},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4157133102416992},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.35602542757987976},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.27900898456573486},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22948715090751648},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.17621788382530212},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.14642316102981567},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0951572060585022},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09389105439186096},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/drc55272.2022.9855783","is_oa":false,"landing_page_url":"https://doi.org/10.1109/drc55272.2022.9855783","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 Device Research Conference (DRC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.75,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2018999650","https://openalex.org/W3018945530"],"related_works":["https://openalex.org/W2088211594","https://openalex.org/W1124152627","https://openalex.org/W4320001344","https://openalex.org/W2070441243","https://openalex.org/W1911829178","https://openalex.org/W4292388036","https://openalex.org/W2127584595","https://openalex.org/W2526020807","https://openalex.org/W2354912480","https://openalex.org/W1991393137"],"abstract_inverted_index":{"Multilevel":[0],"cell":[1,91],"(MLC)":[2],"Resistive":[3],"Random":[4],"Access":[5],"Memory":[6],"(RRAM)":[7],"is":[8,125,146],"an":[9,51,117],"attractive":[10],"technology":[11],"option":[12],"to":[13,33,73,103,112,150],"realize":[14],"ultra-high":[15],"density,":[16],"low-power":[17],"memory":[18],"arrays":[19],"[1].":[20],"Traditional":[21],"1-transistor":[22],"1-resistor":[23,54],"(1T1R)":[24],"bitc":[25],"ell":[26],"suffers":[27],"from":[28],"adjacent":[29],"state":[30],"overlap":[31],"due":[32,149],"the":[34,40,74,133],"inherent":[35],"RRAM":[36,57,106],"variations":[37,107,115],"which":[38],"hinders":[39],"realization":[41],"of":[42,143],"MLC":[43,94,122],"capability":[44],"[2].":[45],"In":[46],"this":[47],"work,":[48],"we":[49],"evaluate":[50],"alternate":[52],"2-transistor":[53],"(2T1R)":[55],"gain-cell":[56],"bitcell":[58,77],"topology":[59],"that":[60],"has":[61],"higher":[62,68,105,114],"read-out":[63],"dynamic":[64],"range":[65],"and":[66,85,93,110,130],"exhibits":[67],"process":[69],"variation":[70,128],"tolerance":[71],"compared":[72],"baseline":[75],"1T1R":[76,109],"[3].":[78],"We":[79],"perform":[80],"a":[81],"thorough":[82],"statistical":[83],"estimation":[84],"variability":[86],"analysis":[87],"for":[88,116],"both":[89,144],"single-level":[90],"(SLC)":[92],"operation.":[95],"For":[96,121],"SLC":[97],"operation,":[98,123],"2T1R":[99],"can":[100,131],"tolerate":[101],"up":[102,111],"400,70":[104],"than":[108],"200%":[113],"iso-read":[118],"power":[119,142],"comparison.":[120],"it":[124],"20-30%":[126],"more":[127],"tolerant":[129],"provide":[132],"same":[134],"robustness":[135],"at":[136],"lower":[137],"read":[138],"power.":[139],"The":[140],"write":[141,152],"bitcells":[145],"almost":[147],"identical":[148],"similar":[151],"mechanisms.":[153]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}