{"id":"https://openalex.org/W3013258479","doi":"https://doi.org/10.1109/drc46940.2019.9046476","title":"Vertical Sidewall MoS<sub>2</sub> Growth and Transistors","display_name":"Vertical Sidewall MoS<sub>2</sub> Growth and Transistors","publication_year":2019,"publication_date":"2019-06-01","ids":{"openalex":"https://openalex.org/W3013258479","doi":"https://doi.org/10.1109/drc46940.2019.9046476","mag":"3013258479"},"language":"en","primary_location":{"id":"doi:10.1109/drc46940.2019.9046476","is_oa":false,"landing_page_url":"https://doi.org/10.1109/drc46940.2019.9046476","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 Device Research Conference (DRC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056832951","display_name":"Connor J. McClellan","orcid":"https://orcid.org/0000-0002-8733-9968"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Connor J. McClellan","raw_affiliation_strings":["Electrical Engineering, Stanford University,Stanford,CA,USA,94305","Electrical Engineering, Stanford University, Stanford, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering, Stanford University,Stanford,CA,USA,94305","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Electrical Engineering, Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019760677","display_name":"Andrew Yu","orcid":"https://orcid.org/0000-0002-4596-9101"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andrew C. Yu","raw_affiliation_strings":["Electrical Engineering, Stanford University,Stanford,CA,USA,94305","Electrical Engineering, Stanford University, Stanford, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering, Stanford University,Stanford,CA,USA,94305","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Electrical Engineering, Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101930105","display_name":"Ching-Hua Wang","orcid":"https://orcid.org/0000-0001-8146-7662"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ching-Hua Wang","raw_affiliation_strings":["Electrical Engineering, Stanford University,Stanford,CA,USA,94305","Electrical Engineering, Stanford University, Stanford, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering, Stanford University,Stanford,CA,USA,94305","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Electrical Engineering, Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059975258","display_name":"H.\u2010S. Philip Wong","orcid":"https://orcid.org/0000-0002-0096-1472"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"H.-S. Philip Wong","raw_affiliation_strings":["Electrical Engineering, Stanford University,Stanford,CA,USA,94305","Electrical Engineering, Stanford University, Stanford, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering, Stanford University,Stanford,CA,USA,94305","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Electrical Engineering, Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051662579","display_name":"Eric Pop","orcid":"https://orcid.org/0000-0003-0436-8534"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eric Pop","raw_affiliation_strings":["Electrical Engineering, Stanford University,Stanford,CA,USA,94305","Electrical Engineering, Stanford University, Stanford, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering, Stanford University,Stanford,CA,USA,94305","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Electrical Engineering, Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I97018004"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"65","last_page":"66"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.41496413946151733},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3778201937675476},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3347015678882599},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.1894335150718689},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14195463061332703},{"id":"https://openalex.org/keywords/quantum-mechanics","display_name":"Quantum mechanics","score":0.08130663633346558}],"concepts":[{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.41496413946151733},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3778201937675476},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3347015678882599},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.1894335150718689},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14195463061332703},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.08130663633346558},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/drc46940.2019.9046476","is_oa":false,"landing_page_url":"https://doi.org/10.1109/drc46940.2019.9046476","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 Device Research Conference (DRC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2277318313","https://openalex.org/W2734793233","https://openalex.org/W2791156393"],"related_works":["https://openalex.org/W2935759653","https://openalex.org/W3105167352","https://openalex.org/W54078636","https://openalex.org/W2954470139","https://openalex.org/W1501425562","https://openalex.org/W2902782467","https://openalex.org/W2053617753","https://openalex.org/W2991644103","https://openalex.org/W2115080043","https://openalex.org/W2059844761"],"abstract_inverted_index":{"We":[0,53],"present":[1],"novel":[2],"growth":[3,57],"of":[4],"the":[5,27],"two-dimensional":[6],"(2D)":[7],"semiconductor":[8],"MoS":[9],"<inf":[10,61],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[11,21,34,40,62],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</inf>":[12],"directly":[13],"on":[14,58,82],"oxide/Si":[15],"sidewalls":[16],"as":[17,19],"deep":[18],"<tex":[20,33,39],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$3\\":[22],"\\mu":[23],"\\mathrm{m}$</tex>":[24,44],",":[25,45,64],"demonstrating":[26],"first":[28],"vertical":[29,95],"2D":[30,71,77],"transistors":[31],"with":[32,85],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$I_{\\mathrm{o}\\mathrm{n}}/I_{\\mathrm{off}}":[35],"&gt;":[36],"10^{7}$</tex>":[37],"and":[38,93],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$I_{\\mathrm{o}\\mathrm{n}}\\approx":[41],"30\\mu":[42],"\\mathrm{A}/\\mu":[43],"showing":[46],"promise":[47],"for":[48,88],"high-density":[49,94],"memory":[50,96],"selector":[51],"applications.":[52],"also":[54],"demonstrate":[55],"direct":[56],"high-k":[59],"AbO":[60],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">3</inf>":[63],"an":[65],"important":[66],"step":[67],"towards":[68],"realizing":[69],"VLSI-compatible":[70],"transistors.":[72],"Our":[73],"results":[74],"show":[75],"that":[76],"semiconductors":[78],"can":[79],"be":[80],"implemented":[81],"non-planar":[83],"surfaces":[84],"amorphous":[86],"dielectrics":[87],"3D":[89],"back-end-of-line":[90],"(BEOL)":[91],"integration":[92],"selectors.":[97]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}