{"id":"https://openalex.org/W2888925937","doi":"https://doi.org/10.1109/drc.2018.8442185","title":"The End of the Road for 2D Scaling of Silicon CMOS and the Future of Device Technology","display_name":"The End of the Road for 2D Scaling of Silicon CMOS and the Future of Device Technology","publication_year":2018,"publication_date":"2018-06-01","ids":{"openalex":"https://openalex.org/W2888925937","doi":"https://doi.org/10.1109/drc.2018.8442185","mag":"2888925937"},"language":"en","primary_location":{"id":"doi:10.1109/drc.2018.8442185","is_oa":false,"landing_page_url":"https://doi.org/10.1109/drc.2018.8442185","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 76th Device Research Conference (DRC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059975258","display_name":"H.\u2010S. Philip Wong","orcid":"https://orcid.org/0000-0002-0096-1472"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"H.-S. Philip Wong","raw_affiliation_strings":["Dep. of Electrical Engineering, Stanford University, Stanford, CA, USA"],"affiliations":[{"raw_affiliation_string":"Dep. of Electrical Engineering, Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5059975258"],"corresponding_institution_ids":["https://openalex.org/I97018004"],"apc_list":null,"apc_paid":null,"fwci":0.515,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.67535311,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10623","display_name":"Thin-Film Transistor Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.7055054903030396},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6794952750205994},{"id":"https://openalex.org/keywords/nanometre","display_name":"Nanometre","score":0.6033082008361816},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.5940373539924622},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.5565650463104248},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5414254069328308},{"id":"https://openalex.org/keywords/semiconductor","display_name":"Semiconductor","score":0.49554765224456787},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4699656665325165},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.44612589478492737},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4365122616291046},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4221428632736206},{"id":"https://openalex.org/keywords/semiconductor-industry","display_name":"Semiconductor industry","score":0.41974157094955444},{"id":"https://openalex.org/keywords/engineering-physics","display_name":"Engineering physics","score":0.4174572229385376},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.380513459444046},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.36578452587127686},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3326117992401123},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.2554766535758972},{"id":"https://openalex.org/keywords/manufacturing-engineering","display_name":"Manufacturing engineering","score":0.11929166316986084}],"concepts":[{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.7055054903030396},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6794952750205994},{"id":"https://openalex.org/C77066764","wikidata":"https://www.wikidata.org/wiki/Q178674","display_name":"Nanometre","level":2,"score":0.6033082008361816},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.5940373539924622},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.5565650463104248},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5414254069328308},{"id":"https://openalex.org/C108225325","wikidata":"https://www.wikidata.org/wiki/Q11456","display_name":"Semiconductor","level":2,"score":0.49554765224456787},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4699656665325165},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.44612589478492737},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4365122616291046},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4221428632736206},{"id":"https://openalex.org/C2987888538","wikidata":"https://www.wikidata.org/wiki/Q2986369","display_name":"Semiconductor industry","level":2,"score":0.41974157094955444},{"id":"https://openalex.org/C61696701","wikidata":"https://www.wikidata.org/wiki/Q770766","display_name":"Engineering physics","level":1,"score":0.4174572229385376},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.380513459444046},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.36578452587127686},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3326117992401123},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.2554766535758972},{"id":"https://openalex.org/C117671659","wikidata":"https://www.wikidata.org/wiki/Q11049265","display_name":"Manufacturing engineering","level":1,"score":0.11929166316986084},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/drc.2018.8442185","is_oa":false,"landing_page_url":"https://doi.org/10.1109/drc.2018.8442185","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 76th Device Research Conference (DRC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8199999928474426,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1974521802","https://openalex.org/W2307548289","https://openalex.org/W2344279771","https://openalex.org/W2396859594","https://openalex.org/W2731422849","https://openalex.org/W4252207317"],"related_works":["https://openalex.org/W2362687133","https://openalex.org/W2356695127","https://openalex.org/W2379723447","https://openalex.org/W2356634767","https://openalex.org/W2366500017","https://openalex.org/W2381754230","https://openalex.org/W2388143409","https://openalex.org/W2388721831","https://openalex.org/W2170979950","https://openalex.org/W1900707063"],"abstract_inverted_index":{"What":[0],"will":[1],"the":[2,10,14,41,50,82,87],"semiconductor":[3,88],"industry":[4,89],"do":[5],"after":[6],"two-dimensional":[7],"scaling":[8],"of":[9,45,81],"silicon":[11],"transistor":[12,51],"crosses":[13],"nanometer":[15],"threshold,":[16],"from":[17],"7":[18],"nm,":[19,21,23,25,27],"5":[20],"3":[22],"2":[24],"1":[26],"to":[28,39,53],"nodes":[29],"below":[30],"a":[31,55],"nanometer?":[32],"Will":[33,49,62],"these":[34],"advanced":[35],"logic":[36],"technologies":[37,71],"continue":[38,52],"provide":[40],"energy":[42],"efficiency":[43],"required":[44],"future":[46,76],"computing":[47],"systems?":[48,61,77],"play":[54],"key":[56],"role":[57],"in":[58],"advancing":[59],"electronic":[60],"new":[63,69],"applications":[64],"and":[65,72],"computation":[66],"workloads":[67],"demand":[68],"device":[70],"their":[73],"integration":[74],"into":[75],"These":[78],"are":[79],"some":[80],"most":[83],"pressing":[84],"questions":[85],"facing":[86],"today.":[90]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1}],"updated_date":"2026-01-13T01:12:25.745995","created_date":"2025-10-10T00:00:00"}