{"id":"https://openalex.org/W1596954750","doi":"https://doi.org/10.1109/dftvs.2003.1250140","title":"Control constrained resource partitioning for complex SoCs [intra-chip wireless interconnects]","display_name":"Control constrained resource partitioning for complex SoCs [intra-chip wireless interconnects]","publication_year":2004,"publication_date":"2004-03-01","ids":{"openalex":"https://openalex.org/W1596954750","doi":"https://doi.org/10.1109/dftvs.2003.1250140","mag":"1596954750"},"language":"en","primary_location":{"id":"doi:10.1109/dftvs.2003.1250140","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2003.1250140","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 16th IEEE Symposium on Computer Arithmetic","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070228879","display_name":"Dixian Zhao","orcid":"https://orcid.org/0000-0003-2263-105X"},"institutions":[{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"D. Zhao","raw_affiliation_strings":["Dept. of Computer Science and Engineering, University at Buffalo (SUNY), USA"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Engineering, University at Buffalo (SUNY), USA","institution_ids":["https://openalex.org/I63190737"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031947971","display_name":"Shambhu Upadhyaya","orcid":"https://orcid.org/0000-0002-0596-1703"},"institutions":[{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Upadhyaya","raw_affiliation_strings":["Dept. of Computer Science and Engineering, University at Buffalo (SUNY)"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Engineering, University at Buffalo (SUNY)","institution_ids":["https://openalex.org/I63190737"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062664944","display_name":"Martin Margala","orcid":"https://orcid.org/0000-0002-0034-0369"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Margala","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, University of Rochester, USA"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Rochester, USA","institution_ids":["https://openalex.org/I5388228"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5070228879"],"corresponding_institution_ids":["https://openalex.org/I63190737"],"apc_list":null,"apc_paid":null,"fwci":0.5266,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.64504763,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"425","last_page":"432"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6549068093299866},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.5760746002197266},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5331411361694336},{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.5137509107589722},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5084037184715271},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4730331599712372},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45194461941719055},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.44518983364105225},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.38917988538742065},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21751472353935242},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.16217389702796936}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6549068093299866},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.5760746002197266},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5331411361694336},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.5137509107589722},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5084037184715271},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4730331599712372},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45194461941719055},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.44518983364105225},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38917988538742065},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21751472353935242},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.16217389702796936}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dftvs.2003.1250140","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dftvs.2003.1250140","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 16th IEEE Symposium on Computer Arithmetic","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1489023308","https://openalex.org/W1895504894","https://openalex.org/W1903804290","https://openalex.org/W2013451793","https://openalex.org/W2100961486","https://openalex.org/W2124658657","https://openalex.org/W2130580145","https://openalex.org/W2145236323","https://openalex.org/W2145458704","https://openalex.org/W2154241270","https://openalex.org/W2157054705","https://openalex.org/W2157072942","https://openalex.org/W2165642910","https://openalex.org/W2169584262","https://openalex.org/W2266571263","https://openalex.org/W2321824942","https://openalex.org/W2752885492","https://openalex.org/W4242912069","https://openalex.org/W4246219036","https://openalex.org/W4285719527","https://openalex.org/W6629304102","https://openalex.org/W6681278735","https://openalex.org/W6682656800","https://openalex.org/W6693386722","https://openalex.org/W6700465764","https://openalex.org/W7029321148"],"related_works":["https://openalex.org/W2135981148","https://openalex.org/W2065289416","https://openalex.org/W2388672758","https://openalex.org/W2754086592","https://openalex.org/W2144357574","https://openalex.org/W2017236304","https://openalex.org/W4230458348","https://openalex.org/W2115579119","https://openalex.org/W3198758847","https://openalex.org/W2519428907"],"abstract_inverted_index":{"When":[0],"moving":[1],"into":[2],"the":[3,6,37,60,78,82,110,117,125],"billion-transistor":[4],"era,":[5],"wired":[7],"interconnects":[8],"used":[9],"in":[10,19,42,63],"conventional":[11],"SoC":[12],"test":[13,71],"control":[14,72,88],"models":[15],"are":[16,47,107],"rather":[17],"restricted":[18],"not":[20,115],"only":[21,116],"system":[22,83,95],"performance,":[23],"but":[24,123],"also":[25,124],"signal":[26],"integrity":[27],"and":[28,92,104],"transmission":[29],"with":[30,109],"continued":[31],"scaling":[32],"of":[33],"feature":[34],"size.":[35],"On":[36],"other":[38],"hand,":[39],"recent":[40,61],"advances":[41],"silicon":[43],"integrated":[44,55,111],"circuit":[45,118],"technology":[46],"making":[48],"possible":[49],"tiny":[50],"low-cost":[51],"transceivers":[52],"to":[53,120],"be":[54],"on":[56,59,87],"chip.":[57],"Based":[58],"development":[62],"\"radio-on-chip\"":[64],"technology,":[65],"a":[66],"new":[67],"distributed":[68],"multihop":[69],"wireless":[70],"network":[73],"has":[74],"been":[75],"proposed.":[76],"Under":[77],"multilevel":[79],"tree":[80],"structure,":[81],"optimization":[84],"is":[85],"performed":[86],"constrained":[89],"resource":[90,112],"partitioning":[91],"distribution.":[93],"Several":[94],"design":[96],"issues":[97],"such":[98],"as":[99],"radio-frequency":[100,127],"nodes":[101,128],"placement,":[102],"clustering":[103],"routing":[105],"problems":[106],"studied,":[108],"distribution":[113],"including":[114],"blocks":[119],"perform":[121],"testing,":[122],"on-chip":[126],"for":[129],"intra-chip":[130],"communication.":[131]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}